Home
last modified time | relevance | path

Searched refs:sub_system (Results 1 – 25 of 28) sorted by relevance

12

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_control_rv32m1_pcc.c25 clock_control_subsys_t sub_system) in clock_ip() argument
27 uint32_t offset = POINTER_TO_UINT(sub_system); in clock_ip()
33 clock_control_subsys_t sub_system) in rv32m1_pcc_on() argument
35 CLOCK_EnableClock(clock_ip(dev, sub_system)); in rv32m1_pcc_on()
40 clock_control_subsys_t sub_system) in rv32m1_pcc_off() argument
42 CLOCK_DisableClock(clock_ip(dev, sub_system)); in rv32m1_pcc_off()
47 clock_control_subsys_t sub_system, in rv32m1_pcc_get_rate() argument
50 *rate = CLOCK_GetIpFreq(clock_ip(dev, sub_system)); in rv32m1_pcc_get_rate()
Dclock_control_mcux_pcc.c31 clock_control_subsys_t sub_system) in clock_ip() argument
33 uint32_t offset = POINTER_TO_UINT(sub_system); in clock_ip()
39 clock_control_subsys_t sub_system) in mcux_pcc_on() argument
41 CLOCK_EnableClock(clock_ip(dev, sub_system)); in mcux_pcc_on()
46 clock_control_subsys_t sub_system) in mcux_pcc_off() argument
48 CLOCK_DisableClock(clock_ip(dev, sub_system)); in mcux_pcc_off()
53 clock_control_subsys_t sub_system, in mcux_pcc_get_rate() argument
56 *rate = CLOCK_GetIpFreq(clock_ip(dev, sub_system)); in mcux_pcc_get_rate()
Dclock_control_mcux_sim.c19 clock_control_subsys_t sub_system) in mcux_sim_on() argument
21 clock_ip_name_t clock_ip_name = (clock_ip_name_t) sub_system; in mcux_sim_on()
24 if ((uint32_t)sub_system == KINETIS_SIM_ENET_CLK) { in mcux_sim_on()
35 clock_control_subsys_t sub_system) in mcux_sim_off() argument
37 clock_ip_name_t clock_ip_name = (clock_ip_name_t) sub_system; in mcux_sim_off()
45 clock_control_subsys_t sub_system, in mcux_sim_get_subsys_rate() argument
50 switch ((uint32_t) sub_system) { in mcux_sim_get_subsys_rate()
58 clock_name = (clock_name_t) sub_system; in mcux_sim_get_subsys_rate()
Dclock_control_nxp_s32.c19 clock_control_subsys_t sub_system) in nxp_s32_clock_on() argument
21 Clock_Ip_NameType clock_name = (Clock_Ip_NameType)sub_system; in nxp_s32_clock_on()
33 clock_control_subsys_t sub_system) in nxp_s32_clock_off() argument
35 Clock_Ip_NameType clock_name = (Clock_Ip_NameType)sub_system; in nxp_s32_clock_off()
47 clock_control_subsys_t sub_system, in nxp_s32_clock_get_rate() argument
50 Clock_Ip_NameType clock_name = (Clock_Ip_NameType)sub_system; in nxp_s32_clock_get_rate()
Dclock_control_ambiq.c24 static int ambiq_clock_on(const struct device *dev, clock_control_subsys_t sub_system) in ambiq_clock_on() argument
29 uint32_t clock_name = (uint32_t)sub_system; in ambiq_clock_on()
56 static int ambiq_clock_off(const struct device *dev, clock_control_subsys_t sub_system) in ambiq_clock_off() argument
61 uint32_t clock_name = (uint32_t)sub_system; in ambiq_clock_off()
89 static inline int ambiq_clock_get_rate(const struct device *dev, clock_control_subsys_t sub_system, in ambiq_clock_get_rate() argument
92 ARG_UNUSED(sub_system); in ambiq_clock_get_rate()
100 static inline int ambiq_clock_configure(const struct device *dev, clock_control_subsys_t sub_system, in ambiq_clock_configure() argument
103 ARG_UNUSED(sub_system); in ambiq_clock_configure()
Dclock_control_mcux_mcg.c22 clock_control_subsys_t sub_system) in mcux_mcg_on() argument
28 clock_control_subsys_t sub_system) in mcux_mcg_off() argument
34 clock_control_subsys_t sub_system, in mcux_mcg_get_rate() argument
39 switch ((uint32_t) sub_system) { in mcux_mcg_get_rate()
Dclock_control_mcux_syscon.c19 clock_control_subsys_t sub_system) in mcux_lpc_syscon_clock_control_on() argument
22 if ((uint32_t)sub_system == MCUX_MCAN_CLK) { in mcux_lpc_syscon_clock_control_on()
27 if ((uint32_t)sub_system == MCUX_MRT_CLK) { in mcux_lpc_syscon_clock_control_on()
40 clock_control_subsys_t sub_system) in mcux_lpc_syscon_clock_control_off() argument
47 clock_control_subsys_t sub_system, in mcux_lpc_syscon_clock_control_get_subsys_rate() argument
50 uint32_t clock_name = (uint32_t) sub_system; in mcux_lpc_syscon_clock_control_get_subsys_rate()
Dclock_control_ast10x0.c52 static int aspeed_clock_control_on(const struct device *dev, clock_control_subsys_t sub_system) in aspeed_clock_control_on() argument
55 uint32_t clk_gate = (uint32_t)sub_system; in aspeed_clock_control_on()
73 static int aspeed_clock_control_off(const struct device *dev, clock_control_subsys_t sub_system) in aspeed_clock_control_off() argument
76 uint32_t clk_gate = (uint32_t)sub_system; in aspeed_clock_control_off()
95 clock_control_subsys_t sub_system, uint32_t *rate) in aspeed_clock_control_get_rate() argument
98 uint32_t clk_id = (uint32_t)sub_system; in aspeed_clock_control_get_rate()
Dclock_control_mcux_ccm_rev2.c18 clock_control_subsys_t sub_system) in mcux_ccm_on() argument
21 if ((uint32_t)sub_system == IMX_CCM_ENET_CLK) { in mcux_ccm_on()
29 clock_control_subsys_t sub_system) in mcux_ccm_off() argument
35 clock_control_subsys_t sub_system, in mcux_ccm_get_subsys_rate() argument
38 uint32_t clock_name = (size_t) sub_system; in mcux_ccm_get_subsys_rate()
Dclock_control_agilex5.c38 static int clock_get_rate(const struct device *dev, clock_control_subsys_t sub_system, in clock_get_rate() argument
43 switch ((intptr_t)sub_system) { in clock_get_rate()
65 LOG_ERR("Clock ID %ld is not supported\n", (intptr_t)sub_system); in clock_get_rate()
Dbeetle_clock_control.c85 clock_control_subsys_t sub_system) in beetle_clock_control_on() argument
88 (struct arm_clock_control_t *)(sub_system); in beetle_clock_control_on()
109 clock_control_subsys_t sub_system) in beetle_clock_control_off() argument
112 (struct arm_clock_control_t *)(sub_system); in beetle_clock_control_off()
132 clock_control_subsys_t sub_system, in beetle_clock_control_get_subsys_rate() argument
143 ARG_UNUSED(sub_system); in beetle_clock_control_get_subsys_rate()
Dclock_control_mcux_scg.c24 clock_control_subsys_t sub_system) in mcux_scg_on() argument
30 clock_control_subsys_t sub_system) in mcux_scg_off() argument
36 clock_control_subsys_t sub_system, in mcux_scg_get_rate() argument
41 switch ((uint32_t) sub_system) { in mcux_scg_get_rate()
Dclock_stm32_ll_wba.c62 clock_control_subsys_t sub_system) in stm32_clock_control_on() argument
64 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_on()
79 clock_control_subsys_t sub_system) in stm32_clock_control_off() argument
81 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_off()
97 clock_control_subsys_t sub_system, in stm32_clock_control_configure() argument
102 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_configure()
155 clock_control_subsys_t sub_system, in stm32_clock_control_get_subsys_rate() argument
158 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_get_subsys_rate()
264 clock_control_subsys_t sub_system) in stm32_clock_control_get_status() argument
266 struct stm32_pclken *pclken = (struct stm32_pclken *)sub_system; in stm32_clock_control_get_status()
Dclock_agilex.c13 clock_control_subsys_t sub_system, in clk_get_rate() argument
18 switch ((intptr_t) sub_system) { in clk_get_rate()
Dclock_control_npcx.c35 clock_control_subsys_t sub_system) in npcx_clock_control_on() argument
38 struct npcx_clk_cfg *clk_cfg = (struct npcx_clk_cfg *)(sub_system); in npcx_clock_control_on()
51 clock_control_subsys_t sub_system) in npcx_clock_control_off() argument
54 struct npcx_clk_cfg *clk_cfg = (struct npcx_clk_cfg *)(sub_system); in npcx_clock_control_off()
67 clock_control_subsys_t sub_system, in npcx_clock_control_get_subsys_rate() argument
71 struct npcx_clk_cfg *clk_cfg = (struct npcx_clk_cfg *)(sub_system); in npcx_clock_control_get_subsys_rate()
Dclock_stm32_ll_common.c200 clock_control_subsys_t sub_system) in stm32_clock_control_on() argument
202 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_on()
218 clock_control_subsys_t sub_system) in stm32_clock_control_off() argument
220 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_off()
236 clock_control_subsys_t sub_system, in stm32_clock_control_configure() argument
241 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_configure()
271 clock_control_subsys_t sub_system, in stm32_clock_control_get_subsys_rate() argument
274 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_get_subsys_rate()
424 clock_control_subsys_t sub_system) in stm32_clock_control_get_status() argument
426 struct stm32_pclken *pclken = (struct stm32_pclken *)sub_system; in stm32_clock_control_get_status()
Dclock_control_mcux_ccm.c76 clock_control_subsys_t sub_system) in mcux_ccm_on() argument
78 uint32_t clock_name = (uintptr_t)sub_system; in mcux_ccm_on()
122 clock_control_subsys_t sub_system) in mcux_ccm_off() argument
124 uint32_t clock_name = (uintptr_t)sub_system; in mcux_ccm_off()
143 clock_control_subsys_t sub_system, in mcux_ccm_get_subsys_rate() argument
146 uint32_t clock_name = (uintptr_t)sub_system; in mcux_ccm_get_subsys_rate()
Dclock_stm32_ll_mp1.c18 clock_control_subsys_t sub_system) in stm32_clock_control_on() argument
20 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_on()
69 clock_control_subsys_t sub_system) in stm32_clock_control_off() argument
71 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_off()
120 clock_control_subsys_t sub_system, in stm32_clock_control_get_subsys_rate() argument
123 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_get_subsys_rate()
Dclock_control_lpc11u6x.c109 clock_control_subsys_t sub_system) in lpc11u6x_clock_control_on() argument
118 switch ((int) sub_system) { in lpc11u6x_clock_control_on()
181 clock_control_subsys_t sub_system) in lpc11u6x_clock_control_off() argument
190 switch ((int) sub_system) { in lpc11u6x_clock_control_off()
255 clock_control_subsys_t sub_system, in lpc11u6x_clock_control_get_rate() argument
258 switch ((int) sub_system) { in lpc11u6x_clock_control_get_rate()
Dclock_control_smartbond.c114 clock_control_subsys_t sub_system) in smartbond_clock_control_on() argument
116 enum smartbond_clock clk = (enum smartbond_clock)(sub_system); in smartbond_clock_control_on()
156 clock_control_subsys_t sub_system) in smartbond_clock_control_off() argument
158 enum smartbond_clock clk = (enum smartbond_clock)(sub_system); in smartbond_clock_control_off()
264 clock_control_subsys_t sub_system, in smartbond_clock_control_get_rate() argument
269 return smartbond_clock_get_rate((enum smartbond_clock)(sub_system), rate); in smartbond_clock_control_get_rate()
Dclock_stm32_ll_h7.c360 clock_control_subsys_t sub_system) in stm32_clock_control_on() argument
362 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_on()
381 clock_control_subsys_t sub_system) in stm32_clock_control_off() argument
383 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_off()
402 clock_control_subsys_t sub_system, in stm32_clock_control_configure() argument
405 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_configure()
430 clock_control_subsys_t sub_system, in stm32_clock_control_get_subsys_rate() argument
433 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_get_subsys_rate()
Dclock_stm32_ll_h5.c145 clock_control_subsys_t sub_system) in stm32_clock_control_on() argument
147 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_on()
163 clock_control_subsys_t sub_system) in stm32_clock_control_off() argument
165 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_off()
181 clock_control_subsys_t sub_system, in stm32_clock_control_configure() argument
184 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_configure()
Dclock_stm32_ll_u5.c149 clock_control_subsys_t sub_system) in stm32_clock_control_on() argument
151 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_on()
167 clock_control_subsys_t sub_system) in stm32_clock_control_off() argument
169 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_off()
185 clock_control_subsys_t sub_system, in stm32_clock_control_configure() argument
188 struct stm32_pclken *pclken = (struct stm32_pclken *)(sub_system); in stm32_clock_control_configure()
Dclock_control_mchp_xec.c824 clock_control_subsys_t sub_system, in xec_cc_on() argument
828 struct mchp_xec_pcr_clk_ctrl *cc = (struct mchp_xec_pcr_clk_ctrl *)sub_system; in xec_cc_on()
892 clock_control_subsys_t sub_system) in xec_clock_control_on() argument
894 return xec_cc_on(dev, sub_system, true); in xec_clock_control_on()
907 clock_control_subsys_t sub_system) in xec_clock_control_off() argument
909 return xec_cc_on(dev, sub_system, false); in xec_clock_control_off()
955 clock_control_subsys_t sub_system, in xec_clock_control_get_subsys_rate() argument
960 uint32_t bus = (uint32_t)sub_system; in xec_clock_control_get_subsys_rate()
/Zephyr-Core-3.6.0/samples/drivers/clock_control_litex/src/
Dmain.c69 clock_control_subsys_t sub_system = (clock_control_subsys_t)&setup; in litex_clk_test_getters() local
74 clock_control_get_status(dev, sub_system); in litex_clk_test_getters()
77 clock_control_get_rate(dev, sub_system, &rate); in litex_clk_test_getters()
124 clock_control_subsys_t sub_system = (clock_control_subsys_t)&setup; in litex_clk_test_freq() local
134 sub_system = (clock_control_subsys_t)&setup; in litex_clk_test_freq()
147 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
152 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
162 sub_system = (clock_control_subsys_t)&setup; in litex_clk_test_freq()
163 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
168 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()

12