Searched refs:pll_div (Results 1 – 3 of 3) sorted by relevance
| /Zephyr-Core-3.6.0/drivers/clock_control/ |
| D | clock_stm32f1.c | 41 uint32_t pll_source, pll_mul, pll_div; in config_pll_sysclock() local
69 pll_div = LL_RCC_PREDIV_DIV_2; in config_pll_sysclock()
76 pll_div = LL_RCC_PREDIV_DIV_1; in config_pll_sysclock()
87 pll_div = STM32_PLL_PREDIV - 1; in config_pll_sysclock()
95 pll_source = LL_RCC_PLLSOURCE_HSE | pll_div; in config_pll_sysclock()
98 pll_source = LL_RCC_PLLSOURCE_PLL2 | pll_div; in config_pll_sysclock()
123 uint32_t pll_mul, pll_div; in config_pll2() local
147 pll_div = ((STM32_PLL2_PREDIV - 1) << RCC_CFGR2_PREDIV2_Pos); in config_pll2()
154 LL_RCC_PLL_ConfigDomain_PLL2(pll_div, pll_mul); in config_pll2()
|
| D | clock_stm32f0_f3.c | 48 uint32_t pll_source, pll_mul, pll_div; in config_pll_sysclock() local
68 pll_div = STM32_PLL_PREDIV - 1; in config_pll_sysclock()
87 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul, pll_div); in config_pll_sysclock()
91 pll_source = LL_RCC_PLLSOURCE_HSE | pll_div; in config_pll_sysclock()
108 uint32_t pll_input_freq, pll_mul, pll_div; in get_pllout_frequency() local
128 pll_div = STM32_PLL_PREDIV - 1; in get_pllout_frequency()
147 return __LL_RCC_CALC_PLLCLK_FREQ(pll_input_freq, pll_mul, pll_div); in get_pllout_frequency()
|
| D | clock_stm32l0_l1.c | 25 #define pll_div(v) z_pll_div(v) macro
68 pll_div(STM32_PLL_DIVISOR)); in config_pll_sysclock()
79 pll_div(STM32_PLL_DIVISOR)); in get_pllout_frequency()
|
