Home
last modified time | relevance | path

Searched refs:dt_attr (Results 1 – 8 of 8) sorted by relevance

/Zephyr-Core-3.6.0/subsys/mem_mgmt/
Dmem_attr.c15 .dt_attr = DT_PROP(node_id, zephyr_memory_attr), \
55 return (region->dt_attr & attr) == attr ? 0 : -EINVAL; in mem_attr_check_buf()
Dmem_attr_heap.c123 sw_attr = DT_MEM_SW_ATTR_GET(regions[idx].dt_attr); in mem_attr_heap_pool_init()
/Zephyr-Core-3.6.0/tests/subsys/mem_mgmt/mem_attr/src/
Dmain.c26 zassert_equal(region[idx].dt_attr, DT_MEM_ARM_MPU_FLASH | in ZTEST()
34 zassert_equal(region[idx].dt_attr, DT_MEM_ARM_MPU_RAM_NOCACHE, in ZTEST()
/Zephyr-Core-3.6.0/include/zephyr/mem_mgmt/
Dmem_attr.h64 uint32_t dt_attr; member
/Zephyr-Core-3.6.0/tests/lib/shared_multi_heap/src/
Dmain.c70 static inline enum shared_multi_heap_attr mpu_to_reg_attr(uint32_t dt_attr) in mpu_to_reg_attr() argument
86 switch (DT_MEM_ARM_GET(dt_attr)) { in mpu_to_reg_attr()
/Zephyr-Core-3.6.0/arch/arm/core/mpu/
Darm_mpu.c101 switch (DT_MEM_ARM_GET(region[idx].dt_attr)) { in mpu_configure_regions_from_dt()
108 __ASSERT(!(region[idx].dt_attr & DT_MEM_CACHEABLE), in mpu_configure_regions_from_dt()
Dnxp_mpu.c168 switch (DT_MEM_ARM_GET(region[idx].dt_attr)) { in mpu_configure_regions_from_dt()
/Zephyr-Core-3.6.0/arch/arm64/core/cortex_r/
Darm_mpu.c213 switch (DT_MEM_ARM_GET(region[idx].dt_attr)) { in mpu_configure_regions_from_dt()
220 __ASSERT(!(region[idx].dt_attr & DT_MEM_CACHEABLE), in mpu_configure_regions_from_dt()