Home
last modified time | relevance | path

Searched refs:clock_control_subsys_rate_t (Results 1 – 14 of 14) sorted by relevance

/Zephyr-Core-3.6.0/tests/drivers/clock_control/adsp_clock/src/
Dmain.c45 clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t) in ZTEST()
49 clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t) in ZTEST()
54 clock_control_set_rate(dev, NULL, (clock_control_subsys_rate_t) in ZTEST()
/Zephyr-Core-3.6.0/include/zephyr/drivers/
Dclock_control.h64 typedef void *clock_control_subsys_rate_t; typedef
94 clock_control_subsys_rate_t rate);
248 clock_control_subsys_rate_t rate) in clock_control_set_rate()
/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_control_adsp.c12 clock_control_subsys_rate_t rate) in cavs_clock_ctrl_set_rate()
Dclock_control_pwm.c101 static int clock_control_pwm_set_rate(const struct device *dev, clock_control_subsys_rate_t sys, in clock_control_pwm_set_rate()
102 clock_control_subsys_rate_t rate) in clock_control_pwm_set_rate()
Dclock_control_smartbond.c297 smartbond_clock_control_on(dev, (clock_control_subsys_rate_t)clk); in smartbond_clock_control_on_by_ord()
305 smartbond_clock_control_off(dev, (clock_control_subsys_rate_t)clk); in smartbond_clock_control_off_by_ord()
447 (clock_control_subsys_rate_t)smartbond_source_clock(sys_clk)); in smartbond_clocks_init()
Dclock_control_renesas_cpg_mssr.h143 clock_control_subsys_rate_t rate);
Dclock_control_mcux_ccm_rev2.c167 clock_control_subsys_rate_t rate) in mcux_ccm_set_subsys_rate()
Dclock_control_numaker_scc.c69 clock_control_subsys_rate_t rate) in numaker_scc_set_rate()
Dclock_control_r8a779f0_cpg_mssr.c78 (clock_control_subsys_rate_t)rate); in r8a779f0_cpg_core_clock_endisable()
Dclock_control_r8a7795_cpg_mssr.c133 (clock_control_subsys_rate_t)rate); in r8a7795_cpg_core_clock_endisable()
Dclock_control_mcux_ccm.c347 clock_control_subsys_rate_t rate) in mcux_ccm_set_subsys_rate()
Dclock_control_renesas_cpg_mssr.c259 clock_control_subsys_rate_t rate) in rcar_cpg_set_rate()
/Zephyr-Core-3.6.0/tests/drivers/clock_control/pwm_clock/src/
Dmain.c61 ret = clock_control_set_rate(clk_dev, 0, (clock_control_subsys_rate_t)clock_rate); in ZTEST()
/Zephyr-Core-3.6.0/drivers/memc/
Dmemc_mcux_flexspi.c103 (clock_control_subsys_rate_t)freq_hz); in memc_flexspi_update_clock()