Home
last modified time | relevance | path

Searched refs:clk_cfg (Results 1 – 15 of 15) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_control_npcx.c38 struct npcx_clk_cfg *clk_cfg = (struct npcx_clk_cfg *)(sub_system); in npcx_clock_control_on() local
41 if (clk_cfg->ctrl >= NPCX_PWDWN_CTL_COUNT) { in npcx_clock_control_on()
46 NPCX_PWDWN_CTL(pmc_base, clk_cfg->ctrl) &= ~(BIT(clk_cfg->bit)); in npcx_clock_control_on()
54 struct npcx_clk_cfg *clk_cfg = (struct npcx_clk_cfg *)(sub_system); in npcx_clock_control_off() local
57 if (clk_cfg->ctrl >= NPCX_PWDWN_CTL_COUNT) { in npcx_clock_control_off()
62 NPCX_PWDWN_CTL(pmc_base, clk_cfg->ctrl) |= BIT(clk_cfg->bit); in npcx_clock_control_off()
71 struct npcx_clk_cfg *clk_cfg = (struct npcx_clk_cfg *)(sub_system); in npcx_clock_control_get_subsys_rate() local
73 switch (clk_cfg->bus) { in npcx_clock_control_get_subsys_rate()
Dclock_control_esp32.c530 rtc_clk_config_t clk_cfg = RTC_CLK_CONFIG_DEFAULT(); in clock_control_esp32_init() local
532 clk_cfg.xtal_freq = xtal_freq[cfg->xtal_freq_sel]; in clock_control_esp32_init()
533 clk_cfg.cpu_freq_mhz = cfg->cpu_freq; in clock_control_esp32_init()
534 clk_cfg.slow_freq = rtc_clk_slow_freq_get(); in clock_control_esp32_init()
535 clk_cfg.fast_freq = rtc_clk_fast_freq_get(); in clock_control_esp32_init()
536 rtc_clk_init(clk_cfg); in clock_control_esp32_init()
/Zephyr-Core-3.6.0/drivers/pwm/
Dpwm_npcx.c41 struct npcx_clk_cfg clk_cfg; member
193 &config->clk_cfg); in pwm_npcx_init()
200 &config->clk_cfg, &data->cycles_per_sec); in pwm_npcx_init()
207 pwm_npcx_configure(dev, config->clk_cfg.bus); in pwm_npcx_init()
224 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(inst), \
/Zephyr-Core-3.6.0/drivers/input/
Dinput_npcx_kbd.c31 struct npcx_clk_cfg clk_cfg; member
154 ret = clock_control_on(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in npcx_kbd_init()
221 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(0),
/Zephyr-Core-3.6.0/drivers/peci/
Dpeci_npcx.c28 struct npcx_clk_cfg clk_cfg; member
247 ret = clock_control_on(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in peci_npcx_init()
253 ret = clock_control_get_rate(clk_dev, (clock_control_subsys_t)&config->clk_cfg, in peci_npcx_init()
282 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(0),
/Zephyr-Core-3.6.0/drivers/sensor/nuvoton_tach_npcx/
Dtach_nuvoton_npcx.c58 struct npcx_clk_cfg clk_cfg; member
326 &config->clk_cfg); in tach_npcx_init()
333 &config->clk_cfg, &data->input_clk); in tach_npcx_init()
376 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(inst), \
/Zephyr-Core-3.6.0/drivers/ps2/
Dps2_npcx_controller.c48 struct npcx_clk_cfg clk_cfg; member
320 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(0),
342 (clock_control_subsys_t)&config->clk_cfg); in ps2_npcx_ctrl_init()
362 if (config->clk_cfg.bus == NPCX_CLOCK_BUS_FREERUN) in ps2_npcx_ctrl_init()
/Zephyr-Core-3.6.0/drivers/flash/
Dflash_npcx_fiu_qspi.c30 struct npcx_clk_cfg clk_cfg; member
261 (clock_control_subsys_t)&config->clk_cfg); in qspi_npcx_fiu_init()
285 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(n), \
/Zephyr-Core-3.6.0/drivers/spi/
Dspi_npcx_spip.c34 struct npcx_clk_cfg clk_cfg; member
368 ret = clock_control_on(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in spi_npcx_spip_init()
374 ret = clock_control_get_rate(clk_dev, (clock_control_subsys_t)&config->clk_cfg, in spi_npcx_spip_init()
438 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(n), \
/Zephyr-Core-3.6.0/drivers/bluetooth/hci/
Dipm_stm32wb.c24 static const struct stm32_pclken clk_cfg[] = STM32_DT_CLOCKS(DT_NODELABEL(ble_rf)); variable
500 err = clock_control_configure(clk, (clock_control_subsys_t) &clk_cfg[1], in c2_reset()
518 err = clock_control_on(clk, (clock_control_subsys_t) &clk_cfg[0]); in c2_reset()
535 stm32wb_start_ble(clk_cfg[1].bus); in c2_reset()
/Zephyr-Core-3.6.0/drivers/serial/
Duart_npcx.c32 struct npcx_clk_cfg clk_cfg; member
473 ret = clock_control_on(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in uart_npcx_init()
483 ret = clock_control_get_rate(clk_dev, (clock_control_subsys_t)&config->clk_cfg, in uart_npcx_init()
570 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(i), \
/Zephyr-Core-3.6.0/subsys/mgmt/ec_host_cmd/backends/
Dec_host_cmd_backend_shi_npcx.c114 struct npcx_clk_cfg clk_cfg; member
807 ret = clock_control_on(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in shi_npcx_enable()
849 ret = clock_control_off(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in shi_npcx_disable()
872 ret = clock_control_on(clk_dev, (clock_control_subsys_t)&config->clk_cfg); in shi_npcx_init_registers()
1075 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(0),
/Zephyr-Core-3.6.0/drivers/adc/
Dadc_npcx.c49 struct npcx_clk_cfg clk_cfg; member
789 &config->clk_cfg); in adc_npcx_init()
796 &config->clk_cfg, &data->input_clk); in adc_npcx_init()
856 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(n), \
/Zephyr-Core-3.6.0/drivers/i2c/
Di2c_npcx_controller.c146 struct npcx_clk_cfg clk_cfg; /* clock configuration */ member
1256 (clock_control_subsys_t) &config->clk_cfg) != 0) { in i2c_ctrl_init()
1267 &config->clk_cfg, &i2c_rate) != 0) { in i2c_ctrl_init()
1321 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(inst), \
/Zephyr-Core-3.6.0/drivers/espi/
Despi_npcx.c31 struct npcx_clk_cfg clk_cfg; member
1270 .clk_cfg = NPCX_DT_CLK_CFG_ITEM(0),
1299 &config->clk_cfg); in espi_npcx_init()