Home
last modified time | relevance | path

Searched refs:TIMER0_CHANNEL (Results 1 – 1 of 1) sorted by relevance

/Zephyr-Core-3.6.0/drivers/counter/
Dcounter_andes_atcpit100.c47 #define TIMER0_CHANNEL(ch) BIT(((ch) * CHANNEL_NUM)) macro
96 if (int_status & TIMER0_CHANNEL(3)) { in atcpit100_irq_handler()
103 if (int_status & TIMER0_CHANNEL(i)) { in atcpit100_irq_handler()
104 int_enable &= ~TIMER0_CHANNEL(i); in atcpit100_irq_handler()
105 ch_enable &= ~TIMER0_CHANNEL(i); in atcpit100_irq_handler()
165 reg |= TIMER0_CHANNEL(3); in atcpit100_start()
183 reg &= ~TIMER0_CHANNEL(3); in atcpit100_stop()
188 reg &= ~TIMER0_CHANNEL(3); in atcpit100_stop()
192 sys_write32(TIMER0_CHANNEL(3), PIT_ISTA(dev)); in atcpit100_stop()
293 reg |= TIMER0_CHANNEL(chan_id); in atcpit100_set_alarm()
[all …]