Home
last modified time | relevance | path

Searched refs:STM32_SRC_HSI_KER (Results 1 – 5 of 5) sorted by relevance

/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_devices/boards/
Dspi1_per_ck_d1ppre_1.overlay18 clocks = <&rcc STM32_SRC_HSI_KER CKPER_SEL(0)>;
Dspi1_per_ck_hsi.overlay18 clocks = <&rcc STM32_SRC_HSI_KER CKPER_SEL(0)>;
/Zephyr-Core-3.6.0/include/zephyr/dt-bindings/clock/
Dstm32h7_clock.h22 #define STM32_SRC_HSI_KER (STM32_SRC_HSI48 + 1) /* HSI + HSIKERON */ macro
23 #define STM32_SRC_CSI_KER (STM32_SRC_HSI_KER + 1) /* CSI + CSIKERON */
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_devices/src/
Dtest_stm32_clock_configuration.c90 if (perclk_dt_domain_clk == STM32_SRC_HSI_KER) { in ZTEST()
/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_stm32_ll_h7.c339 ((src_clk == STM32_SRC_HSI_KER) && IS_ENABLED(STM32_HSI_ENABLED)) || in enabled_clock()