Home
last modified time | relevance | path

Searched refs:STM32_PLL_SRC_HSI (Results 1 – 17 of 17) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_stm32f0_f3.c81 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in config_pll_sysclock()
92 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in config_pll_sysclock()
141 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllout_frequency()
152 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllout_frequency()
Dclock_stm32g4.c28 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pll_source()
44 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc_frequency()
Dclock_stm32g0.c29 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pll_source()
45 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc_frequency()
Dclock_stm32l0_l1.c34 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pll_source()
50 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc_frequency()
Dclock_stm32l4_l5_wb_wl.c36 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pll_source()
54 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc_frequency()
Dclock_stm32f2_f4_f7.c27 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pll_source()
43 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc_frequency()
Dclock_stm32f1.c59 if (!IS_ENABLED(STM32_PLL_SRC_HSI)) { in config_pll_sysclock()
92 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in config_pll_sysclock()
Dclock_stm32_ll_wba.c130 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc_frequency()
144 if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in get_pllsrc()
373 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in set_up_plls()
Dclock_stm32_ll_h5.c53 if ((IS_ENABLED(STM32_PLL_SRC_HSI) && pll_id == PLL1_ID) || in get_pllsrc_frequency()
442 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in set_up_plls()
620 if (IS_ENABLED(STM32_PLL_SRC_HSI) || in set_up_fixed_clock_sources()
Dclock_stm32_ll_u5.c56 if ((IS_ENABLED(STM32_PLL_SRC_HSI) && pll_id == PLL1_ID) || in get_pllsrc_frequency()
495 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in set_up_plls()
Dclock_stm32_ll_h7.c51 #if defined(STM32_PLL_SRC_HSI)
696 } else if (IS_ENABLED(STM32_PLL_SRC_HSI)) { in set_up_plls()
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32wba_core/src/
Dtest_stm32_clock_configuration.c59 #elif STM32_PLL_SRC_HSI in ZTEST()
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h5_core/src/
Dtest_stm32_clock_configuration.c64 #elif STM32_PLL_SRC_HSI in ZTEST()
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/src/
Dtest_stm32_clock_configuration.c64 #elif STM32_PLL_SRC_HSI in ZTEST()
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_core/src/
Dtest_stm32_clock_configuration.c64 #elif STM32_PLL_SRC_HSI in ZTEST()
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_core/src/
Dtest_stm32_clock_configuration.c73 #elif STM32_PLL_SRC_HSI in ZTEST()
/Zephyr-Core-3.6.0/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h231 #define STM32_PLL_SRC_HSI 1 macro