Home
last modified time | relevance | path

Searched refs:STM32_PLL_P_ENABLED (Results 1 – 6 of 6) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_stm32_ll_common.c166 if (!IS_ENABLED(STM32_PLL_P_ENABLED)) { in enabled_clock()
352 #if defined(STM32_SRC_PLL_P) & STM32_PLL_P_ENABLED in stm32_clock_control_get_subsys_rate()
517 #if defined(STM32_SRC_PLL_P) & STM32_PLL_P_ENABLED in set_up_plls()
Dclock_stm32_ll_wba.c52 ((src_clk == STM32_SRC_PLL1_P) && IS_ENABLED(STM32_PLL_P_ENABLED)) || in enabled_clock()
393 if (IS_ENABLED(STM32_PLL_P_ENABLED)) { in set_up_plls()
Dclock_stm32_ll_h5.c129 ((src_clk == STM32_SRC_PLL1_P) && IS_ENABLED(STM32_PLL_P_ENABLED)) || in enabled_clock()
467 if (IS_ENABLED(STM32_PLL_P_ENABLED)) { in set_up_plls()
Dclock_stm32_ll_u5.c133 ((src_clk == STM32_SRC_PLL1_P) && IS_ENABLED(STM32_PLL_P_ENABLED)) || in enabled_clock()
527 if (IS_ENABLED(STM32_PLL_P_ENABLED)) { in set_up_plls()
Dclock_stm32_ll_h7.c344 ((src_clk == STM32_SRC_PLL1_P) && IS_ENABLED(STM32_PLL_P_ENABLED)) || in enabled_clock()
721 if (IS_ENABLED(STM32_PLL_P_ENABLED)) { in set_up_plls()
/Zephyr-Core-3.6.0/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h140 #define STM32_PLL_P_ENABLED DT_NODE_HAS_PROP(DT_NODELABEL(pll), div_p) macro