Home
last modified time | relevance | path

Searched refs:STM32_PLL2_ENABLED (Results 1 – 7 of 7) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_stm32_ll_common.h45 #if defined(STM32_PLL2_ENABLED)
Dclock_stm32f1.c115 #if defined(STM32_PLL2_ENABLED)
Dclock_stm32_ll_h5.c290 #if defined(STM32_PLL2_ENABLED) in stm32_clock_control_get_subsys_rate()
415 #if defined(STM32_PLL_ENABLED) || defined(STM32_PLL2_ENABLED) || \ in set_up_plls()
490 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
Dclock_stm32_ll_u5.c303 #if defined(STM32_PLL2_ENABLED) in stm32_clock_control_get_subsys_rate()
469 #if defined(STM32_PLL_ENABLED) || defined(STM32_PLL2_ENABLED) || \ in set_up_plls()
552 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
Dclock_stm32_ll_h7.c520 #if defined(STM32_PLL2_ENABLED) in stm32_clock_control_get_subsys_rate()
668 #if defined(STM32_PLL_ENABLED) || defined(STM32_PLL2_ENABLED) || defined(STM32_PLL3_ENABLED) in set_up_plls()
742 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
Dclock_stm32_ll_common.c498 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
/Zephyr-Core-3.6.0/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h168 #define STM32_PLL2_ENABLED 1 macro
215 #define STM32_PLL2_ENABLED 1 macro