Home
last modified time | relevance | path

Searched refs:PT_LOAD (Results 1 – 8 of 8) sorted by relevance

/Zephyr-Core-3.6.0/soc/xtensa/nxp_adsp/rt5xx/
Dlinker.ld87 vector_reset_text_phdr PT_LOAD;
88 vector_reset_lit_phdr PT_LOAD;
89 vector_base_text_phdr PT_LOAD;
90 vector_base_lit_phdr PT_LOAD;
91 vector_int2_text_phdr PT_LOAD;
92 vector_int2_lit_phdr PT_LOAD;
93 vector_int3_text_phdr PT_LOAD;
94 vector_int3_lit_phdr PT_LOAD;
95 vector_int4_text_phdr PT_LOAD;
96 vector_int4_lit_phdr PT_LOAD;
[all …]
/Zephyr-Core-3.6.0/soc/xtensa/sample_controller/include/
Dxtensa-sample-controller.ld56 dram1_0_phdr PT_LOAD;
57 dram1_0_bss_phdr PT_LOAD;
58 dram0_0_phdr PT_LOAD;
59 dram0_0_bss_phdr PT_LOAD;
60 iram0_0_phdr PT_LOAD;
61 iram0_1_phdr PT_LOAD;
62 iram0_2_phdr PT_LOAD;
63 iram0_3_phdr PT_LOAD;
64 iram0_4_phdr PT_LOAD;
65 iram0_5_phdr PT_LOAD;
[all …]
/Zephyr-Core-3.6.0/soc/xtensa/nxp_adsp/imx8/
Dlinker.ld111 vector_reset_text_phdr PT_LOAD;
112 vector_reset_lit_phdr PT_LOAD;
113 vector_base_text_phdr PT_LOAD;
114 vector_base_lit_phdr PT_LOAD;
115 vector_int2_text_phdr PT_LOAD;
116 vector_int2_lit_phdr PT_LOAD;
117 vector_int3_text_phdr PT_LOAD;
118 vector_int3_lit_phdr PT_LOAD;
119 vector_int4_text_phdr PT_LOAD;
120 vector_int4_lit_phdr PT_LOAD;
[all …]
/Zephyr-Core-3.6.0/soc/xtensa/nxp_adsp/imx8m/
Dlinker.ld111 vector_reset_text_phdr PT_LOAD;
112 vector_reset_lit_phdr PT_LOAD;
113 vector_base_text_phdr PT_LOAD;
114 vector_base_lit_phdr PT_LOAD;
115 vector_int2_text_phdr PT_LOAD;
116 vector_int2_lit_phdr PT_LOAD;
117 vector_int3_text_phdr PT_LOAD;
118 vector_int3_lit_phdr PT_LOAD;
119 vector_int4_text_phdr PT_LOAD;
120 vector_int4_lit_phdr PT_LOAD;
[all …]
/Zephyr-Core-3.6.0/soc/xtensa/nxp_adsp/imx8ulp/
Dlinker.ld111 vector_reset_text_phdr PT_LOAD;
112 vector_reset_lit_phdr PT_LOAD;
113 vector_base_text_phdr PT_LOAD;
114 vector_base_lit_phdr PT_LOAD;
115 vector_int2_text_phdr PT_LOAD;
116 vector_int2_lit_phdr PT_LOAD;
117 vector_int3_text_phdr PT_LOAD;
118 vector_int3_lit_phdr PT_LOAD;
119 vector_int4_text_phdr PT_LOAD;
120 vector_int4_lit_phdr PT_LOAD;
[all …]
/Zephyr-Core-3.6.0/soc/xtensa/dc233c/include/
Dxtensa-dc233c.ld90 sram0_0_phdr PT_LOAD;
91 sram0_1_phdr PT_LOAD;
92 sram0_2_phdr PT_LOAD;
93 sram0_3_phdr PT_LOAD;
94 sram0_4_phdr PT_LOAD;
95 sram0_5_phdr PT_LOAD;
96 sram0_6_phdr PT_LOAD;
97 sram0_7_phdr PT_LOAD;
98 sram0_8_phdr PT_LOAD;
99 sram0_9_phdr PT_LOAD;
[all …]
/Zephyr-Core-3.6.0/tests/application_development/code_relocation/
Dlinker_xtensa_qemu_sram2.ld23 sram2_phdr PT_LOAD;
/Zephyr-Core-3.6.0/include/zephyr/llext/
Delf.h412 #define PT_LOAD 1 macro