Home
last modified time | relevance | path

Searched refs:HCLK_DIV_REG_TO_VAL (Results 1 – 1 of 1) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_control_ast10x0.c44 #define HCLK_DIV_REG_TO_VAL(x) ((x == 0) ? 2 : x + 1) macro
118 clk_div = HCLK_DIV_REG_TO_VAL(FIELD_GET(HCLK_DIV_SEL, reg)); in aspeed_clock_control_get_rate()