Searched refs:HCLK_DIV_REG_TO_VAL (Results 1 – 1 of 1) sorted by relevance
44 #define HCLK_DIV_REG_TO_VAL(x) ((x == 0) ? 2 : x + 1) macro118 clk_div = HCLK_DIV_REG_TO_VAL(FIELD_GET(HCLK_DIV_SEL, reg)); in aspeed_clock_control_get_rate()