Home
last modified time | relevance | path

Searched refs:CLKMGR_PLLGLOB_AREFCLKDIV (Results 1 – 4 of 4) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_control_agilex5_ll.h96 #define CLKMGR_PLLGLOB_AREFCLKDIV(x) (((x) & 0x00000F00) >> 8) macro
Dclock_agilex_ll.c47 arefclkdiv = CLKMGR_PLLGLOB_AREFCLKDIV(pllglob); in get_ref_clk()
Dclock_control_agilex5_ll.c75 arefclkdiv = CLKMGR_PLLGLOB_AREFCLKDIV(pllglob); in get_ref_clk()
/Zephyr-Core-3.6.0/include/zephyr/drivers/clock_control/
Dclock_agilex_ll.h112 #define CLKMGR_PLLGLOB_AREFCLKDIV(x) (((x) & 0x00000f00) >> 8) macro