Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLL_PLLGLOB (Results 1 – 4 of 4) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_control_agilex5_ll.h27 #define CLKMGR_MAINPLL_PLLGLOB 0x24 macro
Dclock_agilex_ll.c65 pllglob_reg = CLKMGR_MAINPLL + CLKMGR_MAINPLL_PLLGLOB; in get_clk_freq()
Dclock_control_agilex5_ll.c93 pllglob_reg = clock_agilex5_ll.mainpll_addr + CLKMGR_MAINPLL_PLLGLOB; in get_clk_freq()
/Zephyr-Core-3.6.0/include/zephyr/drivers/clock_control/
Dclock_agilex_ll.h26 #define CLKMGR_MAINPLL_PLLGLOB 0x24 macro