Home
last modified time | relevance | path

Searched refs:CLKMGR_MAINPLL (Results 1 – 2 of 2) sorted by relevance

/Zephyr-Core-3.6.0/drivers/clock_control/
Dclock_agilex_ll.c59 clk_psrc = mmio_read_32(CLKMGR_MAINPLL + psrc_reg); in get_clk_freq()
63 pllm_reg = CLKMGR_MAINPLL + CLKMGR_MAINPLL_PLLM; in get_clk_freq()
64 pllc_reg = CLKMGR_MAINPLL + main_pllc; in get_clk_freq()
65 pllglob_reg = CLKMGR_MAINPLL + CLKMGR_MAINPLL_PLLGLOB; in get_clk_freq()
123 data32 = mmio_read_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_NOCDIV); in get_uart_clk()
/Zephyr-Core-3.6.0/include/zephyr/drivers/clock_control/
Dclock_agilex_ll.h20 #define CLKMGR_MAINPLL 0xffd10024 macro