Home
last modified time | relevance | path

Searched refs:pll_mul (Results 1 – 3 of 3) sorted by relevance

/Zephyr-Core-3.5.0/drivers/clock_control/
Dclock_stm32f1.c41 uint32_t pll_source, pll_mul, pll_div; in config_pll_sysclock() local
57 pll_mul = ((STM32_PLL_MULTIPLIER - 2) << RCC_CFGR_PLLMULL_Pos); in config_pll_sysclock()
104 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul); in config_pll_sysclock()
123 uint32_t pll_mul, pll_div; in config_pll2() local
135 pll_mul = RCC_CFGR2_PLL2MUL20; in config_pll2()
137 pll_mul = ((STM32_PLL2_MULTIPLIER - 2) << RCC_CFGR2_PLL2MUL_Pos); in config_pll2()
154 LL_RCC_PLL_ConfigDomain_PLL2(pll_div, pll_mul); in config_pll2()
Dclock_stm32f0_f3.c48 uint32_t pll_source, pll_mul, pll_div; in config_pll_sysclock() local
58 pll_mul = ((STM32_PLL_MULTIPLIER - 2) << RCC_CFGR_PLLMUL_Pos); in config_pll_sysclock()
87 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul, pll_div); in config_pll_sysclock()
98 LL_RCC_PLL_ConfigDomain_SYS(pll_source, pll_mul); in config_pll_sysclock()
108 uint32_t pll_input_freq, pll_mul, pll_div; in get_pllout_frequency() local
118 pll_mul = ((STM32_PLL_MULTIPLIER - 2) << RCC_CFGR_PLLMUL_Pos); in get_pllout_frequency()
147 return __LL_RCC_CALC_PLLCLK_FREQ(pll_input_freq, pll_mul, pll_div); in get_pllout_frequency()
158 return __LL_RCC_CALC_PLLCLK_FREQ(pll_input_freq, pll_mul); in get_pllout_frequency()
Dclock_stm32l0_l1.c22 #define pll_mul(v) z_pll_mul(v) macro
67 pll_mul(STM32_PLL_MULTIPLIER), in config_pll_sysclock()
78 pll_mul(STM32_PLL_MULTIPLIER), in get_pllout_frequency()