Home
last modified time | relevance | path

Searched refs:intr_status (Results 1 – 7 of 7) sorted by relevance

/Zephyr-Core-3.5.0/drivers/interrupt_controller/
Dintc_dw.c22 static ALWAYS_INLINE void dw_ictl_dispatch_child_isrs(uint32_t intr_status, in dw_ictl_dispatch_child_isrs() argument
28 while (intr_status) { in dw_ictl_dispatch_child_isrs()
29 intr_bitpos = find_lsb_set(intr_status) - 1; in dw_ictl_dispatch_child_isrs()
30 intr_status &= ~(1 << intr_bitpos); in dw_ictl_dispatch_child_isrs()
Dintc_cavs.c37 static ALWAYS_INLINE void cavs_ictl_dispatch_child_isrs(uint32_t intr_status, in cavs_ictl_dispatch_child_isrs() argument
43 while (intr_status) { in cavs_ictl_dispatch_child_isrs()
44 intr_bitpos = find_lsb_set(intr_status) - 1; in cavs_ictl_dispatch_child_isrs()
45 intr_status &= ~(1 << intr_bitpos); in cavs_ictl_dispatch_child_isrs()
/Zephyr-Core-3.5.0/drivers/dma/
Ddma_esp32_gdma.c75 struct dma_esp32_channel *rx, uint32_t intr_status) in dma_esp32_isr_handle_rx() argument
79 gdma_ll_rx_clear_interrupt_status(data->hal.dev, rx->channel_id, intr_status); in dma_esp32_isr_handle_rx()
81 if (intr_status & (GDMA_LL_EVENT_RX_SUC_EOF | GDMA_LL_EVENT_RX_DONE)) { in dma_esp32_isr_handle_rx()
82 intr_status &= ~(GDMA_LL_EVENT_RX_SUC_EOF | GDMA_LL_EVENT_RX_DONE); in dma_esp32_isr_handle_rx()
86 rx->cb(dev, rx->user_data, rx->channel_id*2, -intr_status); in dma_esp32_isr_handle_rx()
91 struct dma_esp32_channel *tx, uint32_t intr_status) in dma_esp32_isr_handle_tx() argument
95 gdma_ll_tx_clear_interrupt_status(data->hal.dev, tx->channel_id, intr_status); in dma_esp32_isr_handle_tx()
97 intr_status &= ~(GDMA_LL_EVENT_TX_TOTAL_EOF | GDMA_LL_EVENT_TX_DONE | GDMA_LL_EVENT_TX_EOF); in dma_esp32_isr_handle_tx()
100 tx->cb(dev, tx->user_data, tx->channel_id*2 + 1, -intr_status); in dma_esp32_isr_handle_tx()
110 uint32_t intr_status = 0; in dma_esp32_isr_handle() local
[all …]
/Zephyr-Core-3.5.0/drivers/spi/
Dspi_andes_atcspi200.c300 uint32_t i, dfs, intr_status, spi_status; in spi_atcspi200_irq_handler() local
303 intr_status = sys_read32(SPI_INTST(dev)); in spi_atcspi200_irq_handler()
306 if ((intr_status & INTST_TX_FIFO_INT_MSK) && in spi_atcspi200_irq_handler()
307 !(intr_status & INTST_END_INT_MSK)) { in spi_atcspi200_irq_handler()
352 if (intr_status & INTST_RX_FIFO_INT_MSK) { in spi_atcspi200_irq_handler()
379 if (intr_status & INTST_END_INT_MSK) { in spi_atcspi200_irq_handler()
Dspi_pw.c501 uint32_t intr_status; in spi_pw_transfer() local
504 intr_status = spi_pw_reg_read(dev, PW_SPI_REG_SSSR); in spi_pw_transfer()
506 if (intr_status & PW_SPI_SSSR_ROR_BIT) { in spi_pw_transfer()
512 if (intr_status & PW_SPI_SSSR_TUR_BIT) { in spi_pw_transfer()
518 if (intr_status & PW_SPI_SSSR_TINT_BIT) { in spi_pw_transfer()
526 if (intr_status & PW_SPI_SSSR_RNE_BIT) { in spi_pw_transfer()
530 if (intr_status & PW_SPI_SSSR_TNF_BIT) { in spi_pw_transfer()
/Zephyr-Core-3.5.0/drivers/flash/
Dflash_andes_qspi.c731 uint32_t i, intr_status, spi_status; in qspi_andes_irq_handler() local
735 intr_status = sys_read32(QSPI_INTST(base)); in qspi_andes_irq_handler()
737 if ((intr_status & INTST_TX_FIFO_INT_MSK) && in qspi_andes_irq_handler()
738 !(intr_status & INTST_END_INT_MSK)) { in qspi_andes_irq_handler()
761 if (intr_status & INTST_RX_FIFO_INT_MSK) { in qspi_andes_irq_handler()
776 if (intr_status & INTST_END_INT_MSK) { in qspi_andes_irq_handler()
/Zephyr-Core-3.5.0/drivers/gpio/
Dgpio_eos_s3.c343 uint32_t intr_status = (INTR_CTRL->GPIO_INTR | INTR_CTRL->GPIO_INTR_RAW); in gpio_eos_s3_isr() local
346 INTR_CTRL->GPIO_INTR |= intr_status; in gpio_eos_s3_isr()