Home
last modified time | relevance | path

Searched refs:ctrl1 (Results 1 – 5 of 5) sorted by relevance

/Zephyr-Core-3.5.0/drivers/ieee802154/
Dieee802154_mcr20a.c433 uint8_t ctrl1; in mcr20a_abort_sequence() local
435 ctrl1 = read_reg_phy_ctrl1(dev); in mcr20a_abort_sequence()
436 LOG_DBG("CTRL1 0x%02x", ctrl1); in mcr20a_abort_sequence()
438 if (((ctrl1 & MCR20A_PHY_CTRL1_XCVSEQ_MASK) == MCR20A_XCVSEQ_TX) || in mcr20a_abort_sequence()
439 ((ctrl1 & MCR20A_PHY_CTRL1_XCVSEQ_MASK) == MCR20A_XCVSEQ_TX_RX)) { in mcr20a_abort_sequence()
446 ctrl1 &= ~MCR20A_PHY_CTRL1_XCVSEQ_MASK; in mcr20a_abort_sequence()
447 if (!write_reg_phy_ctrl1(dev, ctrl1)) { in mcr20a_abort_sequence()
465 uint8_t ctrl1 = 0U; in mcr20a_set_sequence() local
468 ctrl1 = read_reg_phy_ctrl1(dev); in mcr20a_set_sequence()
469 ctrl1 &= ~MCR20A_PHY_CTRL1_XCVSEQ_MASK; in mcr20a_set_sequence()
[all …]
/Zephyr-Core-3.5.0/drivers/serial/
Duart_b91.c48 uint8_t ctrl1; member
211 uart->ctrl1 |= FLD_UART_PARITY_ENABLE; in uart_b91_init()
215 uart->ctrl1 &= (~FLD_UART_PARITY_POLARITY); in uart_b91_init()
218 uart->ctrl1 |= FLD_UART_PARITY_POLARITY; in uart_b91_init()
221 uart->ctrl1 &= (~FLD_UART_PARITY_ENABLE); /* disable parity function */ in uart_b91_init()
225 uart->ctrl1 &= (~FLD_UART_STOP_SEL); in uart_b91_init()
226 uart->ctrl1 |= stop_bit; in uart_b91_init()
/Zephyr-Core-3.5.0/drivers/usb/bc12/
Dbc12_pi3usb9201.c129 uint8_t ctrl1; in pi3usb9201_get_mode() local
131 rv = i2c_reg_read_byte_dt(&cfg->i2c, PI3USB9201_REG_CTRL_1, &ctrl1); in pi3usb9201_get_mode()
136 ctrl1 >>= PI3USB9201_REG_CTRL_1_MODE_SHIFT; in pi3usb9201_get_mode()
137 ctrl1 &= PI3USB9201_REG_CTRL_1_MODE_MASK; in pi3usb9201_get_mode()
138 *mode = ctrl1; in pi3usb9201_get_mode()
/Zephyr-Core-3.5.0/drivers/sensor/lis2dh/
Dlis2dh_trigger.c79 uint8_t ctrl1 = 0U; in lis2dh_start_trigger_int1() local
83 status = lis2dh->hw_tf->read_reg(dev, LIS2DH_REG_CTRL1, &ctrl1); in lis2dh_start_trigger_int1()
88 ctrl1 & ~LIS2DH_ODR_MASK); in lis2dh_start_trigger_int1()
94 LOG_DBG("ctrl1=0x%x @tick=%u", ctrl1, k_cycle_get_32()); in lis2dh_start_trigger_int1()
106 status = lis2dh->hw_tf->write_reg(dev, LIS2DH_REG_CTRL1, ctrl1); in lis2dh_start_trigger_int1()
/Zephyr-Core-3.5.0/drivers/can/
Dcan_mcux_flexcan.c429 uint32_t ctrl1; in mcux_flexcan_set_mode() local
450 ctrl1 = config->base->CTRL1; in mcux_flexcan_set_mode()
455 ctrl1 |= CAN_CTRL1_LPB_MASK; in mcux_flexcan_set_mode()
459 ctrl1 &= ~(CAN_CTRL1_LPB_MASK); in mcux_flexcan_set_mode()
465 ctrl1 |= CAN_CTRL1_LOM_MASK; in mcux_flexcan_set_mode()
468 ctrl1 &= ~(CAN_CTRL1_LOM_MASK); in mcux_flexcan_set_mode()
473 ctrl1 |= CAN_CTRL1_SMP_MASK; in mcux_flexcan_set_mode()
476 ctrl1 &= ~(CAN_CTRL1_SMP_MASK); in mcux_flexcan_set_mode()
500 config->base->CTRL1 = ctrl1; in mcux_flexcan_set_mode()