Home
last modified time | relevance | path

Searched refs:clk_src (Results 1 – 15 of 15) sorted by relevance

/Zephyr-Core-3.5.0/include/zephyr/drivers/clock_control/
Dclock_control_numaker.h35 uint32_t clk_src; member
/Zephyr-Core-3.5.0/soc/arm/nxp_imx/rt/
Dsoc.h24 void imxrt_audio_codec_pll_init(uint32_t clock_name, uint32_t clk_src,
Dsoc_rt10xx.c282 void imxrt_audio_codec_pll_init(uint32_t clock_name, uint32_t clk_src, in imxrt_audio_codec_pll_init() argument
287 CLOCK_SetMux(kCLOCK_Sai1Mux, clk_src); in imxrt_audio_codec_pll_init()
292 CLOCK_SetMux(kCLOCK_Sai2Mux, clk_src); in imxrt_audio_codec_pll_init()
297 CLOCK_SetMux(kCLOCK_Sai2Mux, clk_src); in imxrt_audio_codec_pll_init()
Dsoc_rt11xx.c540 void imxrt_audio_codec_pll_init(uint32_t clock_name, uint32_t clk_src, in imxrt_audio_codec_pll_init() argument
547 CLOCK_SetRootClockMux(kCLOCK_Root_Sai1, clk_src); in imxrt_audio_codec_pll_init()
551 CLOCK_SetRootClockMux(kCLOCK_Root_Sai2, clk_src); in imxrt_audio_codec_pll_init()
555 CLOCK_SetRootClockMux(kCLOCK_Root_Sai3, clk_src); in imxrt_audio_codec_pll_init()
559 CLOCK_SetRootClockMux(kCLOCK_Root_Sai4, clk_src); in imxrt_audio_codec_pll_init()
/Zephyr-Core-3.5.0/drivers/pwm/
Dpwm_numaker.c37 uint32_t clk_src; member
432 uint32_t clk_src; in pwm_numaker_clk_get_rate() local
436 clk_src = CLK->CLKSEL2 & CLK_CLKSEL2_EPWM0SEL_Msk; in pwm_numaker_clk_get_rate()
438 clk_src = CLK->CLKSEL2 & CLK_CLKSEL2_EPWM1SEL_Msk; in pwm_numaker_clk_get_rate()
444 if (clk_src == 0U) { in pwm_numaker_clk_get_rate()
482 scc_subsys.pcc.clk_src = cfg->clk_src; in pwm_numaker_init()
566 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
/Zephyr-Core-3.5.0/drivers/audio/
Ddmic_nrfx_pdm.c37 } clk_src; member
137 (NRF_PDM_HAS_MCLKCONFIG && drv_cfg->clk_src == ACLK) in check_pdm_frequencies()
350 nrfx_cfg.mclksrc = drv_cfg->clk_src == ACLK in dmic_nrfx_pdm_configure()
378 drv_data->request_clock = (drv_cfg->clk_src != PCLK32M); in dmic_nrfx_pdm_configure()
520 if (drv_cfg->clk_src == ACLK) { in init_clock_manager()
571 .clk_src = PDM_CLK_SRC(idx), \
/Zephyr-Core-3.5.0/drivers/spi/
Dspi_numaker.c30 uint32_t clk_src; member
289 scc_subsys.pcc.clk_src = dev_cfg->clk_src; in spi_numaker_init()
342 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
Dspi_b91.c302 uint8_t clk_src = b91_config->peripheral_id == PSPI_MODULE ? sys_clk.pclk : sys_clk.hclk; in spi_b91_config() local
331 clk_src * 1000000 / (2 * config->frequency) - 1, mode); in spi_b91_config()
/Zephyr-Core-3.5.0/drivers/serial/
Duart_numaker.c25 uint32_t clk_src; member
200 scc_subsys.pcc.clk_src = config->clk_src; in uart_numaker_init()
433 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
/Zephyr-Core-3.5.0/drivers/i2s/
Di2s_nrfx.c51 } clk_src; member
76 (NRF_I2S_HAS_CLKCONFIG && drv_cfg->clk_src == ACLK) in find_suitable_clock()
511 drv_data->request_clock = (drv_cfg->clk_src != PCLK32M); in i2s_nrfx_configure()
732 drv_cfg->clk_src == ACLK ? NRF_I2S_CLKSRC_ACLK in trigger_start()
877 if (drv_cfg->clk_src == ACLK) { in init_clock_manager()
921 .clk_src = I2S_CLK_SRC(idx), \
Di2s_mcux_sai.c83 uint32_t clk_src; member
1148 imxrt_audio_codec_pll_init(clock_name, dev_cfg->clk_src, in audio_clock_settings()
1257 .clk_src = \
/Zephyr-Core-3.5.0/drivers/sensor/fdc2x1x/
Dfdc2x1x.c344 static int fdc2x1x_set_ref_clk_src(const struct device *dev, uint8_t clk_src) in fdc2x1x_set_ref_clk_src() argument
349 FDC2X1X_CFG_REF_CLK_SRC_SET(clk_src)); in fdc2x1x_set_ref_clk_src()
807 ret = fdc2x1x_set_ref_clk_src(dev, cfg->clk_src); in fdc2x1x_init_config()
1009 .clk_src = DT_INST_ENUM_IDX(n, ref_clk_src), \
Dfdc2x1x.h201 uint8_t clk_src; member
/Zephyr-Core-3.5.0/drivers/clock_control/
Dclock_control_numaker_scc.c87 CLK_SetModuleClock(scc_subsys->pcc.clk_modidx, scc_subsys->pcc.clk_src, in numaker_scc_configure()
/Zephyr-Core-3.5.0/drivers/dai/intel/ssp/
Dssp.c470 static bool dai_ssp_is_bclk_source_in_use(struct dai_intel_ssp *dp, enum bclk_source clk_src) in dai_ssp_is_bclk_source_in_use() argument
477 if (mp->bclk_sources[i] == clk_src) { in dai_ssp_is_bclk_source_in_use()