Home
last modified time | relevance | path

Searched refs:a8 (Results 1 – 15 of 15) sorted by relevance

/Zephyr-latest/arch/xtensa/core/
Dcrt1.S43 # define ARG3 a8 /* 3rd outgoing call argument */
166 .L0zte: l32i a8, a6, 0 /* get start address, assumed multiple of 4 */
169 sub a10, a9, a8 /* a10 = length, assumed a multiple of 4 */
171 s32i a0, a8, 0 /* clear 4 bytes to make len multiple of 8 */
172 addi a8, a8, 4
174 s32i a0, a8, 0 /* clear 8 bytes to make len multiple of 16 */
175 s32i a0, a8, 4
176 addi a8, a8, 8
179 s32i a0, a8, 0 /* clear 16 bytes at a time... */
180 s32i a0, a8, 4
[all …]
Dsyscall_helper.c25 register uintptr_t a8 __asm__("%a8") = arg5; in xtensa_syscall_helper_args_6()
31 "r" (a5), "r" (a8), "r" (a9) in xtensa_syscall_helper_args_6()
46 register uintptr_t a8 __asm__("%a8") = arg5; in xtensa_syscall_helper_args_5()
51 "r" (a5), "r" (a8) in xtensa_syscall_helper_args_5()
Dwindow_vectors.S113 _bbci.l a8, 30, _WindowUnderflow8
201 s32e a8, a0, -32 /* save a8 to end of call[j]'s stack frame */
234 l32e a8, a11, -32 /* restore a8 from end of call[i]'s stack frame */
Dcoredump.c73 uint32_t a8; member
167 arch_blk.r.a8 = frame->blks[regs_blk_remaining].r0; in arch_coredump_info_dump()
Duserspace.S169 mov a10, a8
171 mov a8, a4
328 l32i a8, a1, 12
Dthread.c117 frame->a8 = (uintptr_t)arg2; /* a8 */ in init_stack()
Dxtensa_asm2_util.S69 s32i a8, a1, 0
116 l32i a8, a2, 0
/Zephyr-latest/boards/shields/waveshare_epaper/
Dwaveshare_epaper_gdeh0213b72.overlay32 sdv = [41 a8 32];
55 sdv = [41 a8 32];
/Zephyr-latest/include/zephyr/arch/xtensa/
Dsyscall.h75 register uintptr_t a8 __asm__("%a8") = arg5; in arch_syscall_invoke6()
81 "r" (a5), "r" (a8), "r" (a9) in arch_syscall_invoke6()
100 register uintptr_t a8 __asm__("%a8") = arg5; in arch_syscall_invoke5()
105 "r" (a5), "r" (a8) in arch_syscall_invoke5()
/Zephyr-latest/arch/xtensa/core/startup/
Dreset_vector.S411 2: extui a8, a2, 28, 4 /* get next attribute nibble (msb first) */
412 extui a5, a8, 0, 2 /* lower two bit indicate whether cached */
416 addx4 a5, a8, a3 /* index into _xtos_mpu_attribs table */
417 addi a8, a8, -5 /* make valid attrib indices negative */
418 movgez a5, a3, a8 /* if not valid attrib, use Illegal */
/Zephyr-latest/arch/xtensa/include/
Dxtensa_asm2_context.h189 uintptr_t a8; member
210 uintptr_t a8; member
/Zephyr-latest/boards/phytec/reel_board/
Dreel_board_nrf52840_2.overlay49 sdv = [41 a8 32];
93 sdv = [41 a8 32];
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dpower_down.S35 #define temp_reg2 a8
/Zephyr-latest/soc/intel/intel_adsp/cavs/
Dpower_down_cavs.S41 #define temp_reg2 a8
/Zephyr-latest/include/zephyr/
Ddevicetree.h5242 #define DT_CAT8(a1, a2, a3, a4, a5, a6, a7, a8) \ argument
5243 a1 ## a2 ## a3 ## a4 ## a5 ## a6 ## a7 ## a8