Home
last modified time | relevance | path

Searched refs:P_RW_U_NA_Msk (Results 1 – 5 of 5) sorted by relevance

/Zephyr-Core-3.5.0/include/zephyr/arch/arm64/cortex_r/
Darm_mpu.h41 #define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) macro
138 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
146 .rbar = NOT_EXEC | P_RW_U_NA_Msk | OUTER_SHAREABLE_Msk, \
154 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
233 {(P_RW_U_NA_Msk), MPU_MAIR_INDEX_SRAM})
/Zephyr-Core-3.5.0/include/zephyr/arch/arm/mpu/
Darm_mpu_v8.h46 #define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) macro
201 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
248 .rbar = NOT_EXEC | P_RW_U_NA_Msk | NON_SHAREABLE_Msk, \
269 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
278 P_RW_U_NA_Msk | NON_SHAREABLE_Msk, /* AP, XN, SH */ \
339 {(P_RW_U_NA_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})
364 case P_RW_U_NA_Msk: \
392 {(P_RW_U_NA_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \
Darm_mpu_v7m.h25 #define P_RW_U_NA_Msk ((P_RW_U_NA << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) macro
127 IF_ENABLED(CONFIG_XIP, (MPU_RASR_XN_Msk |)) size | P_RW_U_NA_Msk) \
132 MPU_RASR_XN_Msk | size | P_RW_U_NA_Msk) \
147 P_RW_U_NA_Msk) }
148 #define REGION_IO_ATTR(size) { (DEVICE_NON_SHAREABLE | size | P_RW_U_NA_Msk) }
168 #define _K_MEM_PARTITION_P_RW_U_NA (P_RW_U_NA_Msk | NOT_EXEC)
231 case P_RW_U_NA_Msk: \
/Zephyr-Core-3.5.0/soc/arm/xilinx_zynqmp/
Darm_mpu_regions.c27 .rasr = (P_RW_U_NA_Msk \
34 .rasr = (P_RW_U_NA_Msk \
/Zephyr-Core-3.5.0/soc/arm/st_stm32/stm32h7/
Dmpu_regions.c22 MPU_RASR_XN_Msk | P_RW_U_NA_Msk) }),