Home
last modified time | relevance | path

Searched refs:IPCC_ALL_SR_CH_MASK (Results 1 – 1 of 1) sorted by relevance

/Zephyr-Core-3.5.0/drivers/ipm/
Dipm_stm32_ipcc.c28 #define IPCC_ALL_SR_CH_MASK 0x0000FFFF macro
110 mask &= IPCC_ReadOtherInstReg_SR(cfg->ipcc) & IPCC_ALL_SR_CH_MASK; in stm32_ipcc_mailbox_rx_isr()
139 mask &= ~IPCC_ReadReg_SR(cfg->ipcc) & IPCC_ALL_SR_CH_MASK; in stm32_ipcc_mailbox_tx_isr()