Home
last modified time | relevance | path

Searched refs:pllc_reg (Results 1 – 1 of 1) sorted by relevance

/Zephyr-Core-3.4.0/drivers/clock_control/
Dclock_agilex_ll.c57 uint32_t pllm_reg, pllc_reg, pllc_div, pllglob_reg; in get_clk_freq() local
64 pllc_reg = CLKMGR_MAINPLL + main_pllc; in get_clk_freq()
69 pllc_reg = CLKMGR_PERPLL + per_pllc; in get_clk_freq()
80 pllc_div = mmio_read_32(pllc_reg) & 0x7ff; in get_clk_freq()