Home
last modified time | relevance | path

Searched refs:T0CSR (Results 1 – 3 of 3) sorted by relevance

/Zephyr-Core-3.4.0/drivers/watchdog/
Dwdt_npcx.c97 inst->T0CSR = (inst->T0CSR & ~BIT(NPCX_T0CSR_WDRST_STS)) | in wdt_t0out_reload()
101 while (IS_BIT_SET(inst->T0CSR, NPCX_T0CSR_RST)) { in wdt_t0out_reload()
104 if (IS_BIT_SET(inst->T0CSR, NPCX_T0CSR_RST)) { in wdt_t0out_reload()
121 while (IS_BIT_SET(inst->T0CSR, NPCX_T0CSR_WD_RUN)) { in wdt_wait_stopped()
124 if (IS_BIT_SET(inst->T0CSR, NPCX_T0CSR_WD_RUN)) { in wdt_wait_stopped()
174 if (IS_BIT_SET(inst->T0CSR, NPCX_T0CSR_WD_RUN)) { in wdt_npcx_install_timeout()
220 if (IS_BIT_SET(inst->T0CSR, NPCX_T0CSR_WD_RUN)) { in wdt_npcx_setup()
333 inst->T0CSR = (inst->T0CSR & ~BIT(NPCX_T0CSR_WDRST_STS)) | in wdt_npcx_init()
/Zephyr-Core-3.4.0/soc/arm/nuvoton_npcx/common/
Dregisters.c60 NPCX_REG_OFFSET_CHECK(twd_reg, T0CSR, 0x006);
/Zephyr-Core-3.4.0/soc/arm/nuvoton_npcx/common/reg/
Dreg_def.h584 volatile uint8_t T0CSR; member