Home
last modified time | relevance | path

Searched refs:DEV_BASE (Results 1 – 10 of 10) sorted by relevance

/Zephyr-Core-3.4.0/drivers/serial/
Dleuart_gecko.c22 #define DEV_BASE(dev) \ macro
52 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_poll_in()
65 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_poll_out()
75 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_err_check()
103 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_fifo_fill()
118 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_fifo_read()
132 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_irq_tx_enable()
140 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_irq_tx_disable()
148 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_irq_tx_complete()
156 LEUART_TypeDef *base = DEV_BASE(dev); in leuart_gecko_irq_tx_ready()
[all …]
/Zephyr-Core-3.4.0/drivers/dma/
Ddma_mcux_edma.c103 #define DEV_BASE(dev) ((DMA_Type *)DEV_CFG(dev)->base) macro
144 uint32_t flag = EDMA_GetChannelStatusFlags(DEV_BASE(dev), i); in dma_mcux_edma_irq_handler()
164 flag = EDMA_GetChannelStatusFlags(DEV_BASE(dev), i); in dma_mcux_edma_error_irq_handler()
166 EDMA_ClearChannelStatusFlags(DEV_BASE(dev), i, in dma_mcux_edma_error_irq_handler()
273 EDMA_ResetChannel(DEV_BASE(dev), channel); in dma_mcux_edma_configure()
274 EDMA_CreateHandle(p_handle, DEV_BASE(dev), channel); in dma_mcux_edma_configure()
278 EDMA_EnableChannelInterrupts(DEV_BASE(dev), channel, kEDMA_ErrorInterruptEnable); in dma_mcux_edma_configure()
323 EDMA_SetChannelLink(DEV_BASE(dev), channel, kEDMA_MajorLink, in dma_mcux_edma_configure()
328 EDMA_SetChannelLink(DEV_BASE(dev), channel, kEDMA_MinorLink, in dma_mcux_edma_configure()
351 LOG_DBG("DMA CR 0x%x", DEV_BASE(dev)->CR); in dma_mcux_edma_start()
[all …]
Ddma_mcux_lpc.c65 #define DEV_BASE(dev) \ macro
99 DMA_IRQHandle(DEV_BASE(dev)); in dma_mcux_lpc_irq_handler()
304 total_dma_channels = FSL_FEATURE_DMA_NUMBER_OF_CHANNELSn(DEV_BASE(dev)); in dma_mcux_lpc_configure()
365 DMA_CreateHandle(p_handle, DEV_BASE(dev), channel); in dma_mcux_lpc_configure()
410 DMA_DisableChannel(DEV_BASE(dev), ChannelToDisable); in dma_mcux_lpc_configure()
411 DEV_BASE(dev)->CHANNEL[ChannelToDisable].CFG &= in dma_mcux_lpc_configure()
430 DEV_BASE(dev)->CHANNEL[config->linked_channel].CFG |= in dma_mcux_lpc_configure()
433 DMA_EnableChannel(DEV_BASE(dev), config->linked_channel); in dma_mcux_lpc_configure()
451 DMA_DisableChannel(DEV_BASE(dev), ChannelToDisable); in dma_mcux_lpc_configure()
452 DEV_BASE(dev)->CHANNEL[ChannelToDisable].CFG &= in dma_mcux_lpc_configure()
[all …]
/Zephyr-Core-3.4.0/drivers/clock_control/
Dclock_control_mcux_pcc.c25 #define DEV_BASE(dev) (((struct mcux_pcc_config *)(dev->config))->base_address) macro
35 return MAKE_PCC_REGADDR(DEV_BASE(dev), offset); in clock_ip()
Dclock_control_rv32m1_pcc.c21 #define DEV_BASE(dev) \ macro
29 return MAKE_PCC_REGADDR(DEV_BASE(dev), offset); in clock_ip()
/Zephyr-Core-3.4.0/drivers/i2c/
Di2c_cc32xx.c42 #define DEV_BASE(dev) \ macro
85 uint32_t base = DEV_BASE(dev); in i2c_cc32xx_configure()
117 uint32_t base = DEV_BASE(dev); in i2c_cc32xx_prime_transfer()
263 uint32_t base = DEV_BASE(dev); in i2c_cc32xx_isr()
325 uint32_t base = DEV_BASE(dev); in i2c_cc32xx_init()
Di2c_mcux.c25 #define DEV_BASE(dev) \ macro
54 I2C_Type *base = DEV_BASE(dev); in i2c_mcux_configure()
147 I2C_Type *base = DEV_BASE(dev); in i2c_mcux_transfer()
237 I2C_Type *base = DEV_BASE(dev); in i2c_mcux_async_iter()
304 I2C_Type *base = DEV_BASE(dev); in i2c_mcux_isr()
312 I2C_Type *base = DEV_BASE(dev); in i2c_mcux_init()
Di2c_imx.c23 #define DEV_BASE(dev) \ macro
53 I2C_Type *base = DEV_BASE(dev); in i2c_imx_write()
87 I2C_Type *base = DEV_BASE(dev); in i2c_imx_read()
127 I2C_Type *base = DEV_BASE(dev); in i2c_imx_configure()
191 I2C_Type *base = DEV_BASE(dev); in i2c_imx_transfer()
273 I2C_Type *base = DEV_BASE(dev); in i2c_imx_isr()
Di2c_gecko.c24 #define DEV_BASE(dev) \ macro
50 I2C_TypeDef *base = DEV_BASE(dev); in i2c_gecko_config_pins()
77 I2C_TypeDef *base = DEV_BASE(dev); in i2c_gecko_configure()
111 I2C_TypeDef *base = DEV_BASE(dev); in i2c_gecko_transfer()
Di2c_lpc11u6x.c15 #define DEV_BASE(dev) (((struct lpc11u6x_i2c_config *)(dev->config))->base) macro
176 struct lpc11u6x_i2c_regs *i2c = DEV_BASE(dev); in lpc11u6x_i2c_isr()