Home
last modified time | relevance | path

Searched refs:pll_div (Results 1 – 2 of 2) sorted by relevance

/Zephyr-Core-2.7.6/drivers/clock_control/
Dclock_stm32l0_l1.c26 #define pll_div(v) z_pll_div(v) macro
34 pllinit->PLLDiv = pll_div(STM32_PLL_DIVISOR); in config_pll_init()
Dclock_stm32g0.c24 #define pll_div(v) z_pll_div(v) macro
35 pllinit->PLLM = pll_div(STM32_PLL_M_DIVISOR); in config_pll_init()