Home
last modified time | relevance | path

Searched refs:SS (Results 1 – 25 of 28) sorted by relevance

12

/Zephyr-Core-2.7.6/scripts/coredump/gdbstubs/arch/
Dx86_64.py38 SS = 19 variable in RegNum
101 RegNum.SS,
149 self.registers[RegNum.SS] = tu[15]
Dx86.py30 SS = 11 variable in RegNum
/Zephyr-Core-2.7.6/boards/shields/st7735r/doc/
Dindex.rst23 | D10 | SPI SS | (Serial Slave Select) |
/Zephyr-Core-2.7.6/boards/shields/st7789v_generic/doc/
Dindex.rst23 | D10 | SPI SS | (Serial Slave Select) |
/Zephyr-Core-2.7.6/boards/arm/particle_argon/dts/
Dmesh_feather.dtsi84 <14 0 &gpio0 31 0>, /* SS */
114 <5 0 &gpio0 31 0>, /* SS */
/Zephyr-Core-2.7.6/boards/arm/particle_boron/dts/
Dmesh_feather.dtsi84 <14 0 &gpio0 31 0>, /* SS */
114 <5 0 &gpio0 31 0>, /* SS */
/Zephyr-Core-2.7.6/boards/arm/particle_xenon/dts/
Dmesh_feather.dtsi84 <14 0 &gpio0 31 0>, /* SS */
114 <5 0 &gpio0 31 0>, /* SS */
/Zephyr-Core-2.7.6/boards/arm/atsamr21_xpro/
Datsamr21_xpro.dts69 <12 0 &portb 3 0>, /* SPI5(SS) */
/Zephyr-Core-2.7.6/boards/arm/sparkfun_thing_plus_nrf9160/
Dsparkfun_thing_plus_nrf9160_common.dts70 <5 0 &gpio0 18 0>, /* SS */
/Zephyr-Core-2.7.6/boards/arm/circuitdojo_feather_nrf9160/
Dcircuitdojo_feather_nrf9160_common.dts70 <5 0 &gpio0 18 0>, /* SS */
/Zephyr-Core-2.7.6/boards/arm/adafruit_feather_stm32f405/doc/
Dindex.rst91 SPI1 uses SCK (PB3), MI (PB4), MO (PB5) and SS (PA15) pins and is
/Zephyr-Core-2.7.6/dts/arm/nxp/
Dnxp_lpc55S2x_common.dtsi237 rather than Flexcomm SS */
Dnxp_lpc55S6x_common.dtsi259 rather than Flexcomm SS */
Dnxp_rt6xx_common.dtsi212 rather than Flexcomm SS */
/Zephyr-Core-2.7.6/boards/arm/bl652_dvk/doc/
Dbl652_dvk.rst189 | 3 | D10 (SS) | P0.22 |
/Zephyr-Core-2.7.6/boards/arm/nrf52dk_nrf52832/doc/
Dindex.rst314 | 3 | D10 (SS) | P0.22 |
/Zephyr-Core-2.7.6/boards/arm/ubx_bmd360eval_nrf52811/doc/
Dindex.rst305 | 8 | D10 (SS) | P0.22 |
/Zephyr-Core-2.7.6/boards/arm/ubx_bmd330eval_nrf52810/doc/
Dindex.rst307 | 8 | D10 (SS) | P0.22 |
/Zephyr-Core-2.7.6/boards/arm/ubx_bmd300eval_nrf52832/doc/
Dindex.rst314 | 8 | D10 (SS) | P0.22 |
/Zephyr-Core-2.7.6/boards/arm/ubx_evkninab3_nrf52840/doc/
Dindex.rst202 | 3 | D10 (SS) | P0.14 |
/Zephyr-Core-2.7.6/boards/arm/ubx_bmd340eval_nrf52840/doc/
Dindex.rst370 | 8 | D10 (SS) | P1.12 |
/Zephyr-Core-2.7.6/boards/arm/ubx_bmd345eval_nrf52840/doc/
Dindex.rst383 | 8 | D10 (SS) | P1.12 |
/Zephyr-Core-2.7.6/boards/arm/ubx_bmd380eval_nrf52840/doc/
Dindex.rst369 | 8 | D10 (SS) | P1.12 |
/Zephyr-Core-2.7.6/doc/releases/
Drelease-notes-1.6.rst63 * Renamed board Quark SE SSS devboard to Quark SE C1000 SS devboard.
/Zephyr-Core-2.7.6/soc/riscv/riscv-ite/common/
Dchip_chipregs.h733 #define SS BIT(2) macro

12