Home
last modified time | relevance | path

Searched refs:SCTLR_M_BIT (Results 1 – 5 of 5) sorted by relevance

/Zephyr-Core-2.7.6/arch/arm64/core/cortex_r/mpu/
Darm_mpu.c61 val |= SCTLR_M_BIT; in arm_core_mpu_enable()
78 val &= ~SCTLR_M_BIT; in arm_core_mpu_disable()
/Zephyr-Core-2.7.6/arch/arm64/core/
Dmmu.S22 mov_imm x1, (SCTLR_M_BIT | SCTLR_C_BIT | SCTLR_I_BIT)
Dmmu.c771 write_sctlr_el1(val | SCTLR_M_BIT | SCTLR_C_BIT); in enable_mmu_el1()
803 __ASSERT((read_sctlr_el1() & SCTLR_M_BIT) == 0, "MMU is already enabled\n"); in z_arm64_mm_init()
/Zephyr-Core-2.7.6/include/arch/arm64/
Dcpu.h49 #define SCTLR_M_BIT BIT(0) macro
/Zephyr-Core-2.7.6/tests/kernel/mem_protect/userspace/src/
Dmain.c219 : "r" (val & ~(SCTLR_M_BIT | SCTLR_C_BIT)) in test_disable_mmu_mpu()