1 /** 2 ****************************************************************************** 3 * @file stm32l073xx.h 4 * @author MCD Application Team 5 * @brief CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. 6 * This file contains all the peripheral register's definitions, bits 7 * definitions and memory mapping for stm32l073xx devices. 8 * 9 * This file contains: 10 * - Data structures and the address mapping for all peripherals 11 * - Peripheral's registers declarations and bits definition 12 * - Macros to access peripheral's registers hardware 13 * 14 ****************************************************************************** 15 * @attention 16 * 17 * Copyright (c) 2016 STMicroelectronics. 18 * All rights reserved. 19 * 20 * This software is licensed under terms that can be found in the LICENSE file 21 * in the root directory of this software component. 22 * If no LICENSE file comes with this software, it is provided AS-IS. 23 * 24 ****************************************************************************** 25 */ 26 27 /** @addtogroup CMSIS 28 * @{ 29 */ 30 31 /** @addtogroup stm32l073xx 32 * @{ 33 */ 34 35 #ifndef __STM32L073xx_H 36 #define __STM32L073xx_H 37 38 #ifdef __cplusplus 39 extern "C" { 40 #endif 41 42 43 /** @addtogroup Configuration_section_for_CMSIS 44 * @{ 45 */ 46 /** 47 * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals 48 */ 49 #define __CM0PLUS_REV 0U /*!< Core Revision r0p0 */ 50 #define __MPU_PRESENT 1U /*!< STM32L0xx provides an MPU */ 51 #define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ 52 #define __NVIC_PRIO_BITS 2U /*!< STM32L0xx uses 2 Bits for the Priority Levels */ 53 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ 54 55 /** 56 * @} 57 */ 58 59 /** @addtogroup Peripheral_interrupt_number_definition 60 * @{ 61 */ 62 63 /** 64 * @brief stm32l073xx Interrupt Number Definition, according to the selected device 65 * in @ref Library_configuration_section 66 */ 67 68 /*!< Interrupt Number Definition */ 69 typedef enum 70 { 71 /****** Cortex-M0 Processor Exceptions Numbers ******************************************************/ 72 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ 73 HardFault_IRQn = -13, /*!< 3 Cortex-M0+ Hard Fault Interrupt */ 74 SVCall_IRQn = -5, /*!< 11 Cortex-M0+ SV Call Interrupt */ 75 PendSV_IRQn = -2, /*!< 14 Cortex-M0+ Pend SV Interrupt */ 76 SysTick_IRQn = -1, /*!< 15 Cortex-M0+ System Tick Interrupt */ 77 78 /****** STM32L-0 specific Interrupt Numbers *********************************************************/ 79 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ 80 PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */ 81 RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ 82 FLASH_IRQn = 3, /*!< FLASH Interrupt */ 83 RCC_CRS_IRQn = 4, /*!< RCC and CRS Interrupts */ 84 EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ 85 EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ 86 EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ 87 TSC_IRQn = 8, /*!< TSC Interrupt */ 88 DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ 89 DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ 90 DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */ 91 ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */ 92 LPTIM1_IRQn = 13, /*!< LPTIM1 Interrupt */ 93 USART4_5_IRQn = 14, /*!< USART4 and USART5 Interrupt */ 94 TIM2_IRQn = 15, /*!< TIM2 Interrupt */ 95 TIM3_IRQn = 16, /*!< TIM3 Interrupt */ 96 TIM6_DAC_IRQn = 17, /*!< TIM6 and DAC Interrupts */ 97 TIM7_IRQn = 18, /*!< TIM7 Interrupt */ 98 TIM21_IRQn = 20, /*!< TIM21 Interrupt */ 99 I2C3_IRQn = 21, /*!< I2C3 Interrupt */ 100 TIM22_IRQn = 22, /*!< TIM22 Interrupt */ 101 I2C1_IRQn = 23, /*!< I2C1 Interrupt */ 102 I2C2_IRQn = 24, /*!< I2C2 Interrupt */ 103 SPI1_IRQn = 25, /*!< SPI1 Interrupt */ 104 SPI2_IRQn = 26, /*!< SPI2 Interrupt */ 105 USART1_IRQn = 27, /*!< USART1 Interrupt */ 106 USART2_IRQn = 28, /*!< USART2 Interrupt */ 107 RNG_LPUART1_IRQn = 29, /*!< RNG and LPUART1 Interrupts */ 108 LCD_IRQn = 30, /*!< LCD Interrupt */ 109 USB_IRQn = 31, /*!< USB global Interrupt */ 110 } IRQn_Type; 111 112 /** 113 * @} 114 */ 115 116 #include "core_cm0plus.h" 117 #include "system_stm32l0xx.h" 118 #include <stdint.h> 119 120 /** @addtogroup Peripheral_registers_structures 121 * @{ 122 */ 123 124 /** 125 * @brief Analog to Digital Converter 126 */ 127 128 typedef struct 129 { 130 __IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */ 131 __IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */ 132 __IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */ 133 __IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */ 134 __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */ 135 __IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */ 136 uint32_t RESERVED1; /*!< Reserved, 0x18 */ 137 uint32_t RESERVED2; /*!< Reserved, 0x1C */ 138 __IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */ 139 uint32_t RESERVED3; /*!< Reserved, 0x24 */ 140 __IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */ 141 uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */ 142 __IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */ 143 uint32_t RESERVED5[28]; /*!< Reserved, 0x44 - 0xB0 */ 144 __IO uint32_t CALFACT; /*!< ADC data register, Address offset:0xB4 */ 145 } ADC_TypeDef; 146 147 typedef struct 148 { 149 __IO uint32_t CCR; 150 } ADC_Common_TypeDef; 151 152 153 /** 154 * @brief Comparator 155 */ 156 157 typedef struct 158 { 159 __IO uint32_t CSR; /*!< COMP comparator control and status register, Address offset: 0x18 */ 160 } COMP_TypeDef; 161 162 typedef struct 163 { 164 __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ 165 } COMP_Common_TypeDef; 166 167 168 /** 169 * @brief CRC calculation unit 170 */ 171 172 typedef struct 173 { 174 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ 175 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ 176 uint8_t RESERVED0; /*!< Reserved, 0x05 */ 177 uint16_t RESERVED1; /*!< Reserved, 0x06 */ 178 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ 179 uint32_t RESERVED2; /*!< Reserved, 0x0C */ 180 __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ 181 __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ 182 } CRC_TypeDef; 183 184 /** 185 * @brief Clock Recovery System 186 */ 187 188 typedef struct 189 { 190 __IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ 191 __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ 192 __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ 193 __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ 194 } CRS_TypeDef; 195 196 /** 197 * @brief Digital to Analog Converter 198 */ 199 200 typedef struct 201 { 202 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ 203 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ 204 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ 205 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ 206 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ 207 __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ 208 __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ 209 __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ 210 __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ 211 __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ 212 __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ 213 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ 214 __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ 215 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ 216 } DAC_TypeDef; 217 218 /** 219 * @brief Debug MCU 220 */ 221 222 typedef struct 223 { 224 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ 225 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ 226 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ 227 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ 228 }DBGMCU_TypeDef; 229 230 /** 231 * @brief DMA Controller 232 */ 233 234 typedef struct 235 { 236 __IO uint32_t CCR; /*!< DMA channel x configuration register */ 237 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ 238 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ 239 __IO uint32_t CMAR; /*!< DMA channel x memory address register */ 240 } DMA_Channel_TypeDef; 241 242 typedef struct 243 { 244 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ 245 __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ 246 } DMA_TypeDef; 247 248 typedef struct 249 { 250 __IO uint32_t CSELR; /*!< DMA channel selection register, Address offset: 0xA8 */ 251 } DMA_Request_TypeDef; 252 253 /** 254 * @brief External Interrupt/Event Controller 255 */ 256 257 typedef struct 258 { 259 __IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */ 260 __IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */ 261 __IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */ 262 __IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */ 263 __IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */ 264 __IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */ 265 }EXTI_TypeDef; 266 267 /** 268 * @brief FLASH Registers 269 */ 270 typedef struct 271 { 272 __IO uint32_t ACR; /*!< Access control register, Address offset: 0x00 */ 273 __IO uint32_t PECR; /*!< Program/erase control register, Address offset: 0x04 */ 274 __IO uint32_t PDKEYR; /*!< Power down key register, Address offset: 0x08 */ 275 __IO uint32_t PEKEYR; /*!< Program/erase key register, Address offset: 0x0c */ 276 __IO uint32_t PRGKEYR; /*!< Program memory key register, Address offset: 0x10 */ 277 __IO uint32_t OPTKEYR; /*!< Option byte key register, Address offset: 0x14 */ 278 __IO uint32_t SR; /*!< Status register, Address offset: 0x18 */ 279 __IO uint32_t OPTR; /*!< Option byte register, Address offset: 0x1c */ 280 __IO uint32_t WRPR; /*!< Write protection register, Address offset: 0x20 */ 281 __IO uint32_t RESERVED1[23]; /*!< Reserved1, Address offset: 0x24 */ 282 __IO uint32_t WRPR2; /*!< Write protection register 2, Address offset: 0x80 */ 283 } FLASH_TypeDef; 284 285 286 /** 287 * @brief Option Bytes Registers 288 */ 289 typedef struct 290 { 291 __IO uint32_t RDP; /*!< Read protection register, Address offset: 0x00 */ 292 __IO uint32_t USER; /*!< user register, Address offset: 0x04 */ 293 __IO uint32_t WRP01; /*!< write protection Bytes 0 and 1 Address offset: 0x08 */ 294 __IO uint32_t WRP23; /*!< write protection Bytes 2 and 3 Address offset: 0x0C */ 295 __IO uint32_t WRP45; /*!< write protection Bytes 4 and 5 Address offset: 0x10 */ 296 } OB_TypeDef; 297 298 299 /** 300 * @brief General Purpose IO 301 */ 302 303 typedef struct 304 { 305 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ 306 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ 307 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ 308 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ 309 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ 310 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ 311 __IO uint32_t BSRR; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */ 312 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ 313 __IO uint32_t AFR[2]; /*!< GPIO alternate function register, Address offset: 0x20-0x24 */ 314 __IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */ 315 }GPIO_TypeDef; 316 317 /** 318 * @brief LPTIMIMER 319 */ 320 typedef struct 321 { 322 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ 323 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ 324 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ 325 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ 326 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ 327 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ 328 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ 329 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ 330 } LPTIM_TypeDef; 331 332 /** 333 * @brief SysTem Configuration 334 */ 335 336 typedef struct 337 { 338 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ 339 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x04 */ 340 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration register, Address offset: 0x14-0x08 */ 341 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ 342 __IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x20 */ 343 } SYSCFG_TypeDef; 344 345 346 347 /** 348 * @brief Inter-integrated Circuit Interface 349 */ 350 351 typedef struct 352 { 353 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ 354 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ 355 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ 356 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ 357 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ 358 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ 359 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ 360 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ 361 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ 362 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ 363 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ 364 }I2C_TypeDef; 365 366 367 /** 368 * @brief Independent WATCHDOG 369 */ 370 typedef struct 371 { 372 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ 373 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ 374 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ 375 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ 376 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ 377 } IWDG_TypeDef; 378 379 /** 380 * @brief LCD 381 */ 382 typedef struct 383 { 384 __IO uint32_t CR; /*!< LCD control register, Address offset: 0x00 */ 385 __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ 386 __IO uint32_t SR; /*!< LCD status register, Address offset: 0x08 */ 387 __IO uint32_t CLR; /*!< LCD clear register, Address offset: 0x0C */ 388 uint32_t RESERVED; /*!< Reserved, Address offset: 0x10 */ 389 __IO uint32_t RAM[16]; /*!< LCD display memory, Address offset: 0x14-0x50 */ 390 } LCD_TypeDef; 391 392 /** 393 * @brief MIFARE Firewall 394 */ 395 typedef struct 396 { 397 __IO uint32_t CSSA; /*!< Code Segment Start Address register, Address offset: 0x00 */ 398 __IO uint32_t CSL; /*!< Code Segment Length register, Address offset: 0x04 */ 399 __IO uint32_t NVDSSA; /*!< NON volatile data Segment Start Address register, Address offset: 0x08 */ 400 __IO uint32_t NVDSL; /*!< NON volatile data Segment Length register, Address offset: 0x0C */ 401 __IO uint32_t VDSSA ; /*!< Volatile data Segment Start Address register, Address offset: 0x10 */ 402 __IO uint32_t VDSL ; /*!< Volatile data Segment Length register, Address offset: 0x14 */ 403 __IO uint32_t LSSA ; /*!< Library Segment Start Address register, Address offset: 0x18 */ 404 __IO uint32_t LSL ; /*!< Library Segment Length register, Address offset: 0x1C */ 405 __IO uint32_t CR ; /*!< Configuration register, Address offset: 0x20 */ 406 407 } FIREWALL_TypeDef; 408 409 /** 410 * @brief Power Control 411 */ 412 typedef struct 413 { 414 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ 415 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ 416 } PWR_TypeDef; 417 418 /** 419 * @brief Reset and Clock Control 420 */ 421 typedef struct 422 { 423 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ 424 __IO uint32_t ICSCR; /*!< RCC Internal clock sources calibration register, Address offset: 0x04 */ 425 __IO uint32_t CRRCR; /*!< RCC Clock recovery RC register, Address offset: 0x08 */ 426 __IO uint32_t CFGR; /*!< RCC Clock configuration register, Address offset: 0x0C */ 427 __IO uint32_t CIER; /*!< RCC Clock interrupt enable register, Address offset: 0x10 */ 428 __IO uint32_t CIFR; /*!< RCC Clock interrupt flag register, Address offset: 0x14 */ 429 __IO uint32_t CICR; /*!< RCC Clock interrupt clear register, Address offset: 0x18 */ 430 __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x1C */ 431 __IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x20 */ 432 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ 433 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x28 */ 434 __IO uint32_t IOPENR; /*!< RCC Clock IO port enable register, Address offset: 0x2C */ 435 __IO uint32_t AHBENR; /*!< RCC AHB peripheral clock enable register, Address offset: 0x30 */ 436 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral enable register, Address offset: 0x34 */ 437 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Address offset: 0x38 */ 438 __IO uint32_t IOPSMENR; /*!< RCC IO port clock enable in sleep mode register, Address offset: 0x3C */ 439 __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 */ 440 __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 */ 441 __IO uint32_t APB1SMENR; /*!< RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 */ 442 __IO uint32_t CCIPR; /*!< RCC clock configuration register, Address offset: 0x4C */ 443 __IO uint32_t CSR; /*!< RCC Control/status register, Address offset: 0x50 */ 444 } RCC_TypeDef; 445 446 /** 447 * @brief Random numbers generator 448 */ 449 typedef struct 450 { 451 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ 452 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ 453 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ 454 } RNG_TypeDef; 455 456 /** 457 * @brief Real-Time Clock 458 */ 459 typedef struct 460 { 461 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ 462 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ 463 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ 464 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ 465 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ 466 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ 467 uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ 468 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ 469 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ 470 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ 471 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ 472 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ 473 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ 474 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ 475 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ 476 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ 477 __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ 478 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ 479 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ 480 __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ 481 __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ 482 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ 483 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ 484 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ 485 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ 486 } RTC_TypeDef; 487 488 489 /** 490 * @brief Serial Peripheral Interface 491 */ 492 typedef struct 493 { 494 __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ 495 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ 496 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ 497 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ 498 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ 499 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ 500 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ 501 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ 502 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ 503 } SPI_TypeDef; 504 505 /** 506 * @brief TIM 507 */ 508 typedef struct 509 { 510 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ 511 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ 512 __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */ 513 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ 514 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ 515 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ 516 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ 517 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ 518 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ 519 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ 520 __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ 521 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ 522 uint32_t RESERVED12;/*!< Reserved Address offset: 0x30 */ 523 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ 524 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ 525 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ 526 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ 527 uint32_t RESERVED17;/*!< Reserved, Address offset: 0x44 */ 528 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ 529 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */ 530 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ 531 } TIM_TypeDef; 532 533 /** 534 * @brief Touch Sensing Controller (TSC) 535 */ 536 typedef struct 537 { 538 __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ 539 __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ 540 __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ 541 __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ 542 __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ 543 uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ 544 __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ 545 uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ 546 __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ 547 uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ 548 __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ 549 uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ 550 __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ 551 __IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */ 552 } TSC_TypeDef; 553 554 /** 555 * @brief Universal Synchronous Asynchronous Receiver Transmitter 556 */ 557 typedef struct 558 { 559 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ 560 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ 561 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ 562 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ 563 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ 564 __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ 565 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ 566 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ 567 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ 568 __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ 569 __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ 570 } USART_TypeDef; 571 572 /** 573 * @brief Window WATCHDOG 574 */ 575 typedef struct 576 { 577 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ 578 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ 579 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ 580 } WWDG_TypeDef; 581 582 /** 583 * @brief Universal Serial Bus Full Speed Device 584 */ 585 typedef struct 586 { 587 __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */ 588 __IO uint16_t RESERVED0; /*!< Reserved */ 589 __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */ 590 __IO uint16_t RESERVED1; /*!< Reserved */ 591 __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */ 592 __IO uint16_t RESERVED2; /*!< Reserved */ 593 __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */ 594 __IO uint16_t RESERVED3; /*!< Reserved */ 595 __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */ 596 __IO uint16_t RESERVED4; /*!< Reserved */ 597 __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */ 598 __IO uint16_t RESERVED5; /*!< Reserved */ 599 __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */ 600 __IO uint16_t RESERVED6; /*!< Reserved */ 601 __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */ 602 __IO uint16_t RESERVED7[17]; /*!< Reserved */ 603 __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */ 604 __IO uint16_t RESERVED8; /*!< Reserved */ 605 __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ 606 __IO uint16_t RESERVED9; /*!< Reserved */ 607 __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */ 608 __IO uint16_t RESERVEDA; /*!< Reserved */ 609 __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */ 610 __IO uint16_t RESERVEDB; /*!< Reserved */ 611 __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */ 612 __IO uint16_t RESERVEDC; /*!< Reserved */ 613 __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ 614 __IO uint16_t RESERVEDD; /*!< Reserved */ 615 __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ 616 __IO uint16_t RESERVEDE; /*!< Reserved */ 617 } USB_TypeDef; 618 619 /** 620 * @} 621 */ 622 623 /** @addtogroup Peripheral_memory_map 624 * @{ 625 */ 626 #define FLASH_BASE (0x08000000UL) /*!< FLASH base address in the alias region */ 627 628 #define DATA_EEPROM_BASE (0x08080000UL) /*!< DATA_EEPROM base address in the alias region */ 629 #define DATA_EEPROM_BANK2_BASE (0x08080C00UL) /*!< DATA EEPROM BANK2 base address in the alias region */ 630 #define DATA_EEPROM_BANK1_END (0x08080BFFUL) /*!< Program end DATA EEPROM BANK1 address */ 631 #define DATA_EEPROM_BANK2_END (0x080817FFUL) /*!< Program end DATA EEPROM BANK2 address */ 632 #define SRAM_BASE (0x20000000UL) /*!< SRAM base address in the alias region */ 633 #define SRAM_SIZE_MAX (0x00005000UL) /*!< maximum SRAM size (up to 20KBytes) */ 634 635 #define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address in the alias region */ 636 637 /*!< Peripheral memory map */ 638 #define APBPERIPH_BASE PERIPH_BASE 639 #define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) 640 #define IOPPERIPH_BASE (PERIPH_BASE + 0x10000000UL) 641 642 #define TIM2_BASE (APBPERIPH_BASE + 0x00000000UL) 643 #define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) 644 #define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) 645 #define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) 646 #define LCD_BASE (APBPERIPH_BASE + 0x00002400UL) 647 #define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) 648 #define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) 649 #define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) 650 #define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) 651 #define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) 652 #define LPUART1_BASE (APBPERIPH_BASE + 0x00004800UL) 653 #define USART4_BASE (APBPERIPH_BASE + 0x00004C00UL) 654 #define USART5_BASE (APBPERIPH_BASE + 0x00005000UL) 655 #define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) 656 #define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) 657 #define CRS_BASE (APBPERIPH_BASE + 0x00006C00UL) 658 #define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) 659 #define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) 660 #define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) 661 #define I2C3_BASE (APBPERIPH_BASE + 0x00007800UL) 662 663 #define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) 664 #define COMP1_BASE (APBPERIPH_BASE + 0x00010018UL) 665 #define COMP2_BASE (APBPERIPH_BASE + 0x0001001CUL) 666 #define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) 667 #define EXTI_BASE (APBPERIPH_BASE + 0x00010400UL) 668 #define TIM21_BASE (APBPERIPH_BASE + 0x00010800UL) 669 #define TIM22_BASE (APBPERIPH_BASE + 0x00011400UL) 670 #define FIREWALL_BASE (APBPERIPH_BASE + 0x00011C00UL) 671 #define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) 672 #define ADC_BASE (APBPERIPH_BASE + 0x00012708UL) 673 #define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) 674 #define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) 675 #define DBGMCU_BASE (APBPERIPH_BASE + 0x00015800UL) 676 677 #define DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL) 678 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) 679 #define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) 680 #define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) 681 #define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) 682 #define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) 683 #define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) 684 #define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) 685 #define DMA1_CSELR_BASE (DMA1_BASE + 0x000000A8UL) 686 687 688 #define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) 689 #define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) /*!< FLASH registers base address */ 690 #define OB_BASE (0x1FF80000UL) /*!< FLASH Option Bytes base address */ 691 #define FLASHSIZE_BASE (0x1FF8007CUL) /*!< FLASH Size register base address */ 692 #define UID_BASE (0x1FF80050UL) /*!< Unique device ID register base address */ 693 #define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) 694 #define TSC_BASE (AHBPERIPH_BASE + 0x00004000UL) 695 #define RNG_BASE (AHBPERIPH_BASE + 0x00005000UL) 696 697 #define GPIOA_BASE (IOPPERIPH_BASE + 0x00000000UL) 698 #define GPIOB_BASE (IOPPERIPH_BASE + 0x00000400UL) 699 #define GPIOC_BASE (IOPPERIPH_BASE + 0x00000800UL) 700 #define GPIOD_BASE (IOPPERIPH_BASE + 0x00000C00UL) 701 #define GPIOE_BASE (IOPPERIPH_BASE + 0x00001000UL) 702 #define GPIOH_BASE (IOPPERIPH_BASE + 0x00001C00UL) 703 704 /** 705 * @} 706 */ 707 708 /** @addtogroup Peripheral_declaration 709 * @{ 710 */ 711 712 #define TIM2 ((TIM_TypeDef *) TIM2_BASE) 713 #define TIM3 ((TIM_TypeDef *) TIM3_BASE) 714 #define TIM6 ((TIM_TypeDef *) TIM6_BASE) 715 #define TIM7 ((TIM_TypeDef *) TIM7_BASE) 716 #define RTC ((RTC_TypeDef *) RTC_BASE) 717 #define WWDG ((WWDG_TypeDef *) WWDG_BASE) 718 #define IWDG ((IWDG_TypeDef *) IWDG_BASE) 719 #define SPI2 ((SPI_TypeDef *) SPI2_BASE) 720 #define USART2 ((USART_TypeDef *) USART2_BASE) 721 #define LPUART1 ((USART_TypeDef *) LPUART1_BASE) 722 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) 723 #define I2C2 ((I2C_TypeDef *) I2C2_BASE) 724 #define I2C3 ((I2C_TypeDef *) I2C3_BASE) 725 #define CRS ((CRS_TypeDef *) CRS_BASE) 726 #define PWR ((PWR_TypeDef *) PWR_BASE) 727 #define DAC ((DAC_TypeDef *) DAC_BASE) 728 #define DAC1 ((DAC_TypeDef *) DAC_BASE) 729 #define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) 730 #define LCD ((LCD_TypeDef *) LCD_BASE) 731 #define USART4 ((USART_TypeDef *) USART4_BASE) 732 #define USART5 ((USART_TypeDef *) USART5_BASE) 733 734 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) 735 #define COMP1 ((COMP_TypeDef *) COMP1_BASE) 736 #define COMP2 ((COMP_TypeDef *) COMP2_BASE) 737 #define EXTI ((EXTI_TypeDef *) EXTI_BASE) 738 #define TIM21 ((TIM_TypeDef *) TIM21_BASE) 739 #define TIM22 ((TIM_TypeDef *) TIM22_BASE) 740 #define FIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE) 741 #define ADC1 ((ADC_TypeDef *) ADC1_BASE) 742 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE) 743 /* Legacy defines */ 744 #define ADC ADC1_COMMON 745 #define SPI1 ((SPI_TypeDef *) SPI1_BASE) 746 #define USART1 ((USART_TypeDef *) USART1_BASE) 747 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) 748 749 #define DMA1 ((DMA_TypeDef *) DMA1_BASE) 750 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) 751 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) 752 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) 753 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) 754 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) 755 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) 756 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) 757 #define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE) 758 759 760 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) 761 #define OB ((OB_TypeDef *) OB_BASE) 762 #define RCC ((RCC_TypeDef *) RCC_BASE) 763 #define CRC ((CRC_TypeDef *) CRC_BASE) 764 #define TSC ((TSC_TypeDef *) TSC_BASE) 765 #define RNG ((RNG_TypeDef *) RNG_BASE) 766 767 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) 768 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) 769 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) 770 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) 771 #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) 772 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) 773 774 #define USB ((USB_TypeDef *) USB_BASE) 775 776 /** 777 * @} 778 */ 779 780 /** @addtogroup Exported_constants 781 * @{ 782 */ 783 784 /** @addtogroup Hardware_Constant_Definition 785 * @{ 786 */ 787 #define LSI_STARTUP_TIME 200U /*!< LSI Maximum startup time in us */ 788 789 /** 790 * @} 791 */ 792 793 /** @addtogroup Peripheral_Registers_Bits_Definition 794 * @{ 795 */ 796 797 /******************************************************************************/ 798 /* Peripheral Registers Bits Definition */ 799 /******************************************************************************/ 800 /******************************************************************************/ 801 /* */ 802 /* Analog to Digital Converter (ADC) */ 803 /* */ 804 /******************************************************************************/ 805 /******************** Bits definition for ADC_ISR register ******************/ 806 #define ADC_ISR_EOCAL_Pos (11U) 807 #define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ 808 #define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< End of calibration flag */ 809 #define ADC_ISR_AWD_Pos (7U) 810 #define ADC_ISR_AWD_Msk (0x1UL << ADC_ISR_AWD_Pos) /*!< 0x00000080 */ 811 #define ADC_ISR_AWD ADC_ISR_AWD_Msk /*!< Analog watchdog flag */ 812 #define ADC_ISR_OVR_Pos (4U) 813 #define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ 814 #define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< Overrun flag */ 815 #define ADC_ISR_EOSEQ_Pos (3U) 816 #define ADC_ISR_EOSEQ_Msk (0x1UL << ADC_ISR_EOSEQ_Pos) /*!< 0x00000008 */ 817 #define ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk /*!< End of Sequence flag */ 818 #define ADC_ISR_EOC_Pos (2U) 819 #define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ 820 #define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< End of Conversion */ 821 #define ADC_ISR_EOSMP_Pos (1U) 822 #define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ 823 #define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< End of sampling flag */ 824 #define ADC_ISR_ADRDY_Pos (0U) 825 #define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ 826 #define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC Ready */ 827 828 /* Old EOSEQ bit definition, maintained for legacy purpose */ 829 #define ADC_ISR_EOS ADC_ISR_EOSEQ 830 831 /******************** Bits definition for ADC_IER register ******************/ 832 #define ADC_IER_EOCALIE_Pos (11U) 833 #define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ 834 #define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< Enf Of Calibration interrupt enable */ 835 #define ADC_IER_AWDIE_Pos (7U) 836 #define ADC_IER_AWDIE_Msk (0x1UL << ADC_IER_AWDIE_Pos) /*!< 0x00000080 */ 837 #define ADC_IER_AWDIE ADC_IER_AWDIE_Msk /*!< Analog Watchdog interrupt enable */ 838 #define ADC_IER_OVRIE_Pos (4U) 839 #define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ 840 #define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< Overrun interrupt enable */ 841 #define ADC_IER_EOSEQIE_Pos (3U) 842 #define ADC_IER_EOSEQIE_Msk (0x1UL << ADC_IER_EOSEQIE_Pos) /*!< 0x00000008 */ 843 #define ADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk /*!< End of Sequence of conversion interrupt enable */ 844 #define ADC_IER_EOCIE_Pos (2U) 845 #define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ 846 #define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< End of Conversion interrupt enable */ 847 #define ADC_IER_EOSMPIE_Pos (1U) 848 #define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ 849 #define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< End of sampling interrupt enable */ 850 #define ADC_IER_ADRDYIE_Pos (0U) 851 #define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ 852 #define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC Ready interrupt enable */ 853 854 /* Old EOSEQIE bit definition, maintained for legacy purpose */ 855 #define ADC_IER_EOSIE ADC_IER_EOSEQIE 856 857 /******************** Bits definition for ADC_CR register *******************/ 858 #define ADC_CR_ADCAL_Pos (31U) 859 #define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ 860 #define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ 861 #define ADC_CR_ADVREGEN_Pos (28U) 862 #define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ 863 #define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC Voltage Regulator Enable */ 864 #define ADC_CR_ADSTP_Pos (4U) 865 #define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ 866 #define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC stop of conversion command */ 867 #define ADC_CR_ADSTART_Pos (2U) 868 #define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ 869 #define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC start of conversion */ 870 #define ADC_CR_ADDIS_Pos (1U) 871 #define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ 872 #define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable command */ 873 #define ADC_CR_ADEN_Pos (0U) 874 #define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ 875 #define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable control */ /*#### TBV */ 876 877 /******************* Bits definition for ADC_CFGR1 register *****************/ 878 #define ADC_CFGR1_AWDCH_Pos (26U) 879 #define ADC_CFGR1_AWDCH_Msk (0x1FUL << ADC_CFGR1_AWDCH_Pos) /*!< 0x7C000000 */ 880 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */ 881 #define ADC_CFGR1_AWDCH_0 (0x01UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x04000000 */ 882 #define ADC_CFGR1_AWDCH_1 (0x02UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x08000000 */ 883 #define ADC_CFGR1_AWDCH_2 (0x04UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x10000000 */ 884 #define ADC_CFGR1_AWDCH_3 (0x08UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x20000000 */ 885 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ 886 #define ADC_CFGR1_AWDEN_Pos (23U) 887 #define ADC_CFGR1_AWDEN_Msk (0x1UL << ADC_CFGR1_AWDEN_Pos) /*!< 0x00800000 */ 888 #define ADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk /*!< Analog watchdog enable on regular channels */ 889 #define ADC_CFGR1_AWDSGL_Pos (22U) 890 #define ADC_CFGR1_AWDSGL_Msk (0x1UL << ADC_CFGR1_AWDSGL_Pos) /*!< 0x00400000 */ 891 #define ADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk /*!< Enable the watchdog on a single channel or on all channels */ 892 #define ADC_CFGR1_DISCEN_Pos (16U) 893 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ 894 #define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< Discontinuous mode on regular channels */ 895 #define ADC_CFGR1_AUTOFF_Pos (15U) 896 #define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ 897 #define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC auto power off */ 898 #define ADC_CFGR1_WAIT_Pos (14U) 899 #define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ 900 #define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC wait conversion mode */ 901 #define ADC_CFGR1_CONT_Pos (13U) 902 #define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ 903 #define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< Continuous Conversion */ 904 #define ADC_CFGR1_OVRMOD_Pos (12U) 905 #define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ 906 #define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< Overrun mode */ 907 #define ADC_CFGR1_EXTEN_Pos (10U) 908 #define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ 909 #define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) */ 910 #define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ 911 #define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ 912 #define ADC_CFGR1_EXTSEL_Pos (6U) 913 #define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ 914 #define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< EXTSEL[2:0] bits (External Event Select for regular group) */ 915 #define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ 916 #define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ 917 #define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ 918 #define ADC_CFGR1_ALIGN_Pos (5U) 919 #define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ 920 #define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< Data Alignment */ 921 #define ADC_CFGR1_RES_Pos (3U) 922 #define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ 923 #define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< RES[1:0] bits (Resolution) */ 924 #define ADC_CFGR1_RES_0 (0x1UL << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ 925 #define ADC_CFGR1_RES_1 (0x2UL << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ 926 #define ADC_CFGR1_SCANDIR_Pos (2U) 927 #define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ 928 #define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< Sequence scan direction */ 929 #define ADC_CFGR1_DMACFG_Pos (1U) 930 #define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ 931 #define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< Direct memory access configuration */ 932 #define ADC_CFGR1_DMAEN_Pos (0U) 933 #define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ 934 #define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< Direct memory access enable */ 935 936 /* Old WAIT bit definition, maintained for legacy purpose */ 937 #define ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT 938 939 /******************* Bits definition for ADC_CFGR2 register *****************/ 940 #define ADC_CFGR2_TOVS_Pos (9U) 941 #define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x80000200 */ 942 #define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< Triggered Oversampling */ 943 #define ADC_CFGR2_OVSS_Pos (5U) 944 #define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ 945 #define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< OVSS [3:0] bits (Oversampling shift) */ 946 #define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ 947 #define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ 948 #define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ 949 #define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ 950 #define ADC_CFGR2_OVSR_Pos (2U) 951 #define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ 952 #define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< OVSR [2:0] bits (Oversampling ratio) */ 953 #define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ 954 #define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ 955 #define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ 956 #define ADC_CFGR2_OVSE_Pos (0U) 957 #define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ 958 #define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< Oversampler Enable */ 959 #define ADC_CFGR2_CKMODE_Pos (30U) 960 #define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ 961 #define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< CKMODE [1:0] bits (ADC clock mode) */ 962 #define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ 963 #define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ 964 965 966 /****************** Bit definition for ADC_SMPR register ********************/ 967 #define ADC_SMPR_SMP_Pos (0U) 968 #define ADC_SMPR_SMP_Msk (0x7UL << ADC_SMPR_SMP_Pos) /*!< 0x00000007 */ 969 #define ADC_SMPR_SMP ADC_SMPR_SMP_Msk /*!< SMPR[2:0] bits (Sampling time selection) */ 970 #define ADC_SMPR_SMP_0 (0x1UL << ADC_SMPR_SMP_Pos) /*!< 0x00000001 */ 971 #define ADC_SMPR_SMP_1 (0x2UL << ADC_SMPR_SMP_Pos) /*!< 0x00000002 */ 972 #define ADC_SMPR_SMP_2 (0x4UL << ADC_SMPR_SMP_Pos) /*!< 0x00000004 */ 973 974 /* Legacy defines */ 975 #define ADC_SMPR_SMPR ADC_SMPR_SMP 976 #define ADC_SMPR_SMPR_0 ADC_SMPR_SMP_0 977 #define ADC_SMPR_SMPR_1 ADC_SMPR_SMP_1 978 #define ADC_SMPR_SMPR_2 ADC_SMPR_SMP_2 979 980 /******************* Bit definition for ADC_TR register ********************/ 981 #define ADC_TR_HT_Pos (16U) 982 #define ADC_TR_HT_Msk (0xFFFUL << ADC_TR_HT_Pos) /*!< 0x0FFF0000 */ 983 #define ADC_TR_HT ADC_TR_HT_Msk /*!< Analog watchdog high threshold */ 984 #define ADC_TR_LT_Pos (0U) 985 #define ADC_TR_LT_Msk (0xFFFUL << ADC_TR_LT_Pos) /*!< 0x00000FFF */ 986 #define ADC_TR_LT ADC_TR_LT_Msk /*!< Analog watchdog low threshold */ 987 988 /****************** Bit definition for ADC_CHSELR register ******************/ 989 #define ADC_CHSELR_CHSEL_Pos (0U) 990 #define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ 991 #define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels */ 992 #define ADC_CHSELR_CHSEL18_Pos (18U) 993 #define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ 994 #define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< Channel 18 selection */ 995 #define ADC_CHSELR_CHSEL17_Pos (17U) 996 #define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ 997 #define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< Channel 17 selection */ 998 #define ADC_CHSELR_CHSEL16_Pos (16U) 999 #define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ 1000 #define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< Channel 16 selection */ 1001 #define ADC_CHSELR_CHSEL15_Pos (15U) 1002 #define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ 1003 #define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< Channel 15 selection */ 1004 #define ADC_CHSELR_CHSEL14_Pos (14U) 1005 #define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ 1006 #define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< Channel 14 selection */ 1007 #define ADC_CHSELR_CHSEL13_Pos (13U) 1008 #define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ 1009 #define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< Channel 13 selection */ 1010 #define ADC_CHSELR_CHSEL12_Pos (12U) 1011 #define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ 1012 #define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< Channel 12 selection */ 1013 #define ADC_CHSELR_CHSEL11_Pos (11U) 1014 #define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ 1015 #define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< Channel 11 selection */ 1016 #define ADC_CHSELR_CHSEL10_Pos (10U) 1017 #define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ 1018 #define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< Channel 10 selection */ 1019 #define ADC_CHSELR_CHSEL9_Pos (9U) 1020 #define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ 1021 #define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< Channel 9 selection */ 1022 #define ADC_CHSELR_CHSEL8_Pos (8U) 1023 #define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ 1024 #define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< Channel 8 selection */ 1025 #define ADC_CHSELR_CHSEL7_Pos (7U) 1026 #define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ 1027 #define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< Channel 7 selection */ 1028 #define ADC_CHSELR_CHSEL6_Pos (6U) 1029 #define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ 1030 #define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< Channel 6 selection */ 1031 #define ADC_CHSELR_CHSEL5_Pos (5U) 1032 #define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ 1033 #define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< Channel 5 selection */ 1034 #define ADC_CHSELR_CHSEL4_Pos (4U) 1035 #define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ 1036 #define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< Channel 4 selection */ 1037 #define ADC_CHSELR_CHSEL3_Pos (3U) 1038 #define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ 1039 #define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< Channel 3 selection */ 1040 #define ADC_CHSELR_CHSEL2_Pos (2U) 1041 #define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ 1042 #define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< Channel 2 selection */ 1043 #define ADC_CHSELR_CHSEL1_Pos (1U) 1044 #define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ 1045 #define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< Channel 1 selection */ 1046 #define ADC_CHSELR_CHSEL0_Pos (0U) 1047 #define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ 1048 #define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< Channel 0 selection */ 1049 1050 /******************** Bit definition for ADC_DR register ********************/ 1051 #define ADC_DR_DATA_Pos (0U) 1052 #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ 1053 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!< Regular data */ 1054 1055 /******************** Bit definition for ADC_CALFACT register ********************/ 1056 #define ADC_CALFACT_CALFACT_Pos (0U) 1057 #define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ 1058 #define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< Calibration factor */ 1059 1060 /******************* Bit definition for ADC_CCR register ********************/ 1061 #define ADC_CCR_LFMEN_Pos (25U) 1062 #define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ 1063 #define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Low Frequency Mode enable */ 1064 #define ADC_CCR_VLCDEN_Pos (24U) 1065 #define ADC_CCR_VLCDEN_Msk (0x1UL << ADC_CCR_VLCDEN_Pos) /*!< 0x01000000 */ 1066 #define ADC_CCR_VLCDEN ADC_CCR_VLCDEN_Msk /*!< Voltage LCD enable */ 1067 #define ADC_CCR_TSEN_Pos (23U) 1068 #define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ 1069 #define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< Temperature sensore enable */ 1070 #define ADC_CCR_VREFEN_Pos (22U) 1071 #define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ 1072 #define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< Vrefint enable */ 1073 #define ADC_CCR_PRESC_Pos (18U) 1074 #define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ 1075 #define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< PRESC [3:0] bits (ADC prescaler) */ 1076 #define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ 1077 #define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ 1078 #define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ 1079 #define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ 1080 1081 /******************************************************************************/ 1082 /* */ 1083 /* Analog Comparators (COMP) */ 1084 /* */ 1085 /******************************************************************************/ 1086 /************* Bit definition for COMP_CSR register (COMP1 and COMP2) **************/ 1087 /* COMP1 bits definition */ 1088 #define COMP_CSR_COMP1EN_Pos (0U) 1089 #define COMP_CSR_COMP1EN_Msk (0x1UL << COMP_CSR_COMP1EN_Pos) /*!< 0x00000001 */ 1090 #define COMP_CSR_COMP1EN COMP_CSR_COMP1EN_Msk /*!< COMP1 enable */ 1091 #define COMP_CSR_COMP1INNSEL_Pos (4U) 1092 #define COMP_CSR_COMP1INNSEL_Msk (0x3UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000030 */ 1093 #define COMP_CSR_COMP1INNSEL COMP_CSR_COMP1INNSEL_Msk /*!< COMP1 inverting input select */ 1094 #define COMP_CSR_COMP1INNSEL_0 (0x1UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000010 */ 1095 #define COMP_CSR_COMP1INNSEL_1 (0x2UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000020 */ 1096 #define COMP_CSR_COMP1WM_Pos (8U) 1097 #define COMP_CSR_COMP1WM_Msk (0x1UL << COMP_CSR_COMP1WM_Pos) /*!< 0x00000100 */ 1098 #define COMP_CSR_COMP1WM COMP_CSR_COMP1WM_Msk /*!< Comparators window mode enable */ 1099 #define COMP_CSR_COMP1LPTIM1IN1_Pos (12U) 1100 #define COMP_CSR_COMP1LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP1LPTIM1IN1_Pos) /*!< 0x00001000 */ 1101 #define COMP_CSR_COMP1LPTIM1IN1 COMP_CSR_COMP1LPTIM1IN1_Msk /*!< COMP1 LPTIM1 IN1 connection */ 1102 #define COMP_CSR_COMP1POLARITY_Pos (15U) 1103 #define COMP_CSR_COMP1POLARITY_Msk (0x1UL << COMP_CSR_COMP1POLARITY_Pos) /*!< 0x00008000 */ 1104 #define COMP_CSR_COMP1POLARITY COMP_CSR_COMP1POLARITY_Msk /*!< COMP1 output polarity */ 1105 #define COMP_CSR_COMP1VALUE_Pos (30U) 1106 #define COMP_CSR_COMP1VALUE_Msk (0x1UL << COMP_CSR_COMP1VALUE_Pos) /*!< 0x40000000 */ 1107 #define COMP_CSR_COMP1VALUE COMP_CSR_COMP1VALUE_Msk /*!< COMP1 output level */ 1108 #define COMP_CSR_COMP1LOCK_Pos (31U) 1109 #define COMP_CSR_COMP1LOCK_Msk (0x1UL << COMP_CSR_COMP1LOCK_Pos) /*!< 0x80000000 */ 1110 #define COMP_CSR_COMP1LOCK COMP_CSR_COMP1LOCK_Msk /*!< COMP1 lock */ 1111 /* COMP2 bits definition */ 1112 #define COMP_CSR_COMP2EN_Pos (0U) 1113 #define COMP_CSR_COMP2EN_Msk (0x1UL << COMP_CSR_COMP2EN_Pos) /*!< 0x00000001 */ 1114 #define COMP_CSR_COMP2EN COMP_CSR_COMP2EN_Msk /*!< COMP2 enable */ 1115 #define COMP_CSR_COMP2SPEED_Pos (3U) 1116 #define COMP_CSR_COMP2SPEED_Msk (0x1UL << COMP_CSR_COMP2SPEED_Pos) /*!< 0x00000008 */ 1117 #define COMP_CSR_COMP2SPEED COMP_CSR_COMP2SPEED_Msk /*!< COMP2 power mode */ 1118 #define COMP_CSR_COMP2INNSEL_Pos (4U) 1119 #define COMP_CSR_COMP2INNSEL_Msk (0x7UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000070 */ 1120 #define COMP_CSR_COMP2INNSEL COMP_CSR_COMP2INNSEL_Msk /*!< COMP2 inverting input select */ 1121 #define COMP_CSR_COMP2INNSEL_0 (0x1UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000010 */ 1122 #define COMP_CSR_COMP2INNSEL_1 (0x2UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000020 */ 1123 #define COMP_CSR_COMP2INNSEL_2 (0x4UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000040 */ 1124 #define COMP_CSR_COMP2INPSEL_Pos (8U) 1125 #define COMP_CSR_COMP2INPSEL_Msk (0x7UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000700 */ 1126 #define COMP_CSR_COMP2INPSEL COMP_CSR_COMP2INPSEL_Msk /*!< COMPx non inverting input select */ 1127 #define COMP_CSR_COMP2INPSEL_0 (0x1UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000100 */ 1128 #define COMP_CSR_COMP2INPSEL_1 (0x2UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000200 */ 1129 #define COMP_CSR_COMP2INPSEL_2 (0x4UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000400 */ 1130 #define COMP_CSR_COMP2LPTIM1IN2_Pos (12U) 1131 #define COMP_CSR_COMP2LPTIM1IN2_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN2_Pos) /*!< 0x00001000 */ 1132 #define COMP_CSR_COMP2LPTIM1IN2 COMP_CSR_COMP2LPTIM1IN2_Msk /*!< COMP2 LPTIM1 IN2 connection */ 1133 #define COMP_CSR_COMP2LPTIM1IN1_Pos (13U) 1134 #define COMP_CSR_COMP2LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN1_Pos) /*!< 0x00002000 */ 1135 #define COMP_CSR_COMP2LPTIM1IN1 COMP_CSR_COMP2LPTIM1IN1_Msk /*!< COMP2 LPTIM1 IN1 connection */ 1136 #define COMP_CSR_COMP2POLARITY_Pos (15U) 1137 #define COMP_CSR_COMP2POLARITY_Msk (0x1UL << COMP_CSR_COMP2POLARITY_Pos) /*!< 0x00008000 */ 1138 #define COMP_CSR_COMP2POLARITY COMP_CSR_COMP2POLARITY_Msk /*!< COMP2 output polarity */ 1139 #define COMP_CSR_COMP2VALUE_Pos (30U) 1140 #define COMP_CSR_COMP2VALUE_Msk (0x1UL << COMP_CSR_COMP2VALUE_Pos) /*!< 0x40000000 */ 1141 #define COMP_CSR_COMP2VALUE COMP_CSR_COMP2VALUE_Msk /*!< COMP2 output level */ 1142 #define COMP_CSR_COMP2LOCK_Pos (31U) 1143 #define COMP_CSR_COMP2LOCK_Msk (0x1UL << COMP_CSR_COMP2LOCK_Pos) /*!< 0x80000000 */ 1144 #define COMP_CSR_COMP2LOCK COMP_CSR_COMP2LOCK_Msk /*!< COMP2 lock */ 1145 1146 /********************** Bit definition for COMP_CSR register common ****************/ 1147 #define COMP_CSR_COMPxEN_Pos (0U) 1148 #define COMP_CSR_COMPxEN_Msk (0x1UL << COMP_CSR_COMPxEN_Pos) /*!< 0x00000001 */ 1149 #define COMP_CSR_COMPxEN COMP_CSR_COMPxEN_Msk /*!< COMPx enable */ 1150 #define COMP_CSR_COMPxPOLARITY_Pos (15U) 1151 #define COMP_CSR_COMPxPOLARITY_Msk (0x1UL << COMP_CSR_COMPxPOLARITY_Pos) /*!< 0x00008000 */ 1152 #define COMP_CSR_COMPxPOLARITY COMP_CSR_COMPxPOLARITY_Msk /*!< COMPx output polarity */ 1153 #define COMP_CSR_COMPxOUTVALUE_Pos (30U) 1154 #define COMP_CSR_COMPxOUTVALUE_Msk (0x1UL << COMP_CSR_COMPxOUTVALUE_Pos) /*!< 0x40000000 */ 1155 #define COMP_CSR_COMPxOUTVALUE COMP_CSR_COMPxOUTVALUE_Msk /*!< COMPx output level */ 1156 #define COMP_CSR_COMPxLOCK_Pos (31U) 1157 #define COMP_CSR_COMPxLOCK_Msk (0x1UL << COMP_CSR_COMPxLOCK_Pos) /*!< 0x80000000 */ 1158 #define COMP_CSR_COMPxLOCK COMP_CSR_COMPxLOCK_Msk /*!< COMPx lock */ 1159 1160 /* Reference defines */ 1161 #define COMP_CSR_WINMODE COMP_CSR_COMP1WM /*!< Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */ 1162 1163 /******************************************************************************/ 1164 /* */ 1165 /* CRC calculation unit (CRC) */ 1166 /* */ 1167 /******************************************************************************/ 1168 /******************* Bit definition for CRC_DR register *********************/ 1169 #define CRC_DR_DR_Pos (0U) 1170 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ 1171 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ 1172 1173 /******************* Bit definition for CRC_IDR register ********************/ 1174 #define CRC_IDR_IDR (0xFFU) /*!< General-purpose 8-bit data register bits */ 1175 1176 /******************** Bit definition for CRC_CR register ********************/ 1177 #define CRC_CR_RESET_Pos (0U) 1178 #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ 1179 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ 1180 #define CRC_CR_POLYSIZE_Pos (3U) 1181 #define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ 1182 #define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ 1183 #define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ 1184 #define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ 1185 #define CRC_CR_REV_IN_Pos (5U) 1186 #define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ 1187 #define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ 1188 #define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ 1189 #define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ 1190 #define CRC_CR_REV_OUT_Pos (7U) 1191 #define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ 1192 #define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ 1193 1194 /******************* Bit definition for CRC_INIT register *******************/ 1195 #define CRC_INIT_INIT_Pos (0U) 1196 #define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ 1197 #define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ 1198 1199 /******************* Bit definition for CRC_POL register ********************/ 1200 #define CRC_POL_POL_Pos (0U) 1201 #define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ 1202 #define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ 1203 1204 /******************************************************************************/ 1205 /* */ 1206 /* CRS Clock Recovery System */ 1207 /* */ 1208 /******************************************************************************/ 1209 1210 /******************* Bit definition for CRS_CR register *********************/ 1211 #define CRS_CR_SYNCOKIE_Pos (0U) 1212 #define CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos) /*!< 0x00000001 */ 1213 #define CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk /* SYNC event OK interrupt enable */ 1214 #define CRS_CR_SYNCWARNIE_Pos (1U) 1215 #define CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos) /*!< 0x00000002 */ 1216 #define CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk /* SYNC warning interrupt enable */ 1217 #define CRS_CR_ERRIE_Pos (2U) 1218 #define CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos) /*!< 0x00000004 */ 1219 #define CRS_CR_ERRIE CRS_CR_ERRIE_Msk /* SYNC error interrupt enable */ 1220 #define CRS_CR_ESYNCIE_Pos (3U) 1221 #define CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos) /*!< 0x00000008 */ 1222 #define CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk /* Expected SYNC(ESYNCF) interrupt Enable*/ 1223 #define CRS_CR_CEN_Pos (5U) 1224 #define CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos) /*!< 0x00000020 */ 1225 #define CRS_CR_CEN CRS_CR_CEN_Msk /* Frequency error counter enable */ 1226 #define CRS_CR_AUTOTRIMEN_Pos (6U) 1227 #define CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos) /*!< 0x00000040 */ 1228 #define CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk /* Automatic trimming enable */ 1229 #define CRS_CR_SWSYNC_Pos (7U) 1230 #define CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos) /*!< 0x00000080 */ 1231 #define CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk /* A Software SYNC event is generated */ 1232 #define CRS_CR_TRIM_Pos (8U) 1233 #define CRS_CR_TRIM_Msk (0x3FUL << CRS_CR_TRIM_Pos) /*!< 0x00003F00 */ 1234 #define CRS_CR_TRIM CRS_CR_TRIM_Msk /* HSI48 oscillator smooth trimming */ 1235 1236 /******************* Bit definition for CRS_CFGR register *********************/ 1237 #define CRS_CFGR_RELOAD_Pos (0U) 1238 #define CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos) /*!< 0x0000FFFF */ 1239 #define CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk /* Counter reload value */ 1240 #define CRS_CFGR_FELIM_Pos (16U) 1241 #define CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos) /*!< 0x00FF0000 */ 1242 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error limit */ 1243 1244 #define CRS_CFGR_SYNCDIV_Pos (24U) 1245 #define CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x07000000 */ 1246 #define CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk /* SYNC divider */ 1247 #define CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x01000000 */ 1248 #define CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x02000000 */ 1249 #define CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x04000000 */ 1250 1251 #define CRS_CFGR_SYNCSRC_Pos (28U) 1252 #define CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x30000000 */ 1253 #define CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk /* SYNC signal source selection */ 1254 #define CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x10000000 */ 1255 #define CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x20000000 */ 1256 1257 #define CRS_CFGR_SYNCPOL_Pos (31U) 1258 #define CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos) /*!< 0x80000000 */ 1259 #define CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk /* SYNC polarity selection */ 1260 1261 /******************* Bit definition for CRS_ISR register *********************/ 1262 #define CRS_ISR_SYNCOKF_Pos (0U) 1263 #define CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos) /*!< 0x00000001 */ 1264 #define CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk /* SYNC event OK flag */ 1265 #define CRS_ISR_SYNCWARNF_Pos (1U) 1266 #define CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos) /*!< 0x00000002 */ 1267 #define CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk /* SYNC warning */ 1268 #define CRS_ISR_ERRF_Pos (2U) 1269 #define CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos) /*!< 0x00000004 */ 1270 #define CRS_ISR_ERRF CRS_ISR_ERRF_Msk /* SYNC error flag */ 1271 #define CRS_ISR_ESYNCF_Pos (3U) 1272 #define CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos) /*!< 0x00000008 */ 1273 #define CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk /* Expected SYNC flag */ 1274 #define CRS_ISR_SYNCERR_Pos (8U) 1275 #define CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos) /*!< 0x00000100 */ 1276 #define CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk /* SYNC error */ 1277 #define CRS_ISR_SYNCMISS_Pos (9U) 1278 #define CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos) /*!< 0x00000200 */ 1279 #define CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk /* SYNC missed */ 1280 #define CRS_ISR_TRIMOVF_Pos (10U) 1281 #define CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos) /*!< 0x00000400 */ 1282 #define CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk /* Trimming overflow or underflow */ 1283 #define CRS_ISR_FEDIR_Pos (15U) 1284 #define CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos) /*!< 0x00008000 */ 1285 #define CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk /* Frequency error direction */ 1286 #define CRS_ISR_FECAP_Pos (16U) 1287 #define CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos) /*!< 0xFFFF0000 */ 1288 #define CRS_ISR_FECAP CRS_ISR_FECAP_Msk /* Frequency error capture */ 1289 1290 /******************* Bit definition for CRS_ICR register *********************/ 1291 #define CRS_ICR_SYNCOKC_Pos (0U) 1292 #define CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos) /*!< 0x00000001 */ 1293 #define CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk /* SYNC event OK clear flag */ 1294 #define CRS_ICR_SYNCWARNC_Pos (1U) 1295 #define CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos) /*!< 0x00000002 */ 1296 #define CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk /* SYNC warning clear flag */ 1297 #define CRS_ICR_ERRC_Pos (2U) 1298 #define CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos) /*!< 0x00000004 */ 1299 #define CRS_ICR_ERRC CRS_ICR_ERRC_Msk /* Error clear flag */ 1300 #define CRS_ICR_ESYNCC_Pos (3U) 1301 #define CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos) /*!< 0x00000008 */ 1302 #define CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk /* Expected SYNC clear flag */ 1303 1304 /******************************************************************************/ 1305 /* */ 1306 /* Digital to Analog Converter (DAC) */ 1307 /* */ 1308 /******************************************************************************/ 1309 1310 /* 1311 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 1312 */ 1313 #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: availability of DAC channel 2 */ 1314 1315 /******************** Bit definition for DAC_CR register ********************/ 1316 #define DAC_CR_EN1_Pos (0U) 1317 #define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ 1318 #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!< DAC channel1 enable */ 1319 #define DAC_CR_BOFF1_Pos (1U) 1320 #define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */ 1321 #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!< DAC channel1 output buffer disable */ 1322 #define DAC_CR_TEN1_Pos (2U) 1323 #define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) /*!< 0x00000004 */ 1324 #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!< DAC channel1 Trigger enable */ 1325 1326 #define DAC_CR_TSEL1_Pos (3U) 1327 #define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */ 1328 #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */ 1329 #define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */ 1330 #define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */ 1331 #define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */ 1332 1333 #define DAC_CR_WAVE1_Pos (6U) 1334 #define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */ 1335 #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */ 1336 #define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */ 1337 #define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */ 1338 1339 #define DAC_CR_MAMP1_Pos (8U) 1340 #define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */ 1341 #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */ 1342 #define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */ 1343 #define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */ 1344 #define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */ 1345 #define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */ 1346 1347 #define DAC_CR_DMAEN1_Pos (12U) 1348 #define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */ 1349 #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!< DAC channel1 DMA enable */ 1350 #define DAC_CR_DMAUDRIE1_Pos (13U) 1351 #define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */ 1352 #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!< DAC channel1 DMA Underrun interrupt enable */ 1353 1354 #define DAC_CR_EN2_Pos (16U) 1355 #define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ 1356 #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!< DAC channel2 enable */ 1357 #define DAC_CR_BOFF2_Pos (17U) 1358 #define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos) /*!< 0x00020000 */ 1359 #define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk /*!< DAC channel2 output buffer disable */ 1360 #define DAC_CR_TEN2_Pos (18U) 1361 #define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) /*!< 0x00040000 */ 1362 #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!< DAC channel2 Trigger enable */ 1363 1364 #define DAC_CR_TSEL2_Pos (19U) 1365 #define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos) /*!< 0x00380000 */ 1366 #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */ 1367 #define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */ 1368 #define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */ 1369 #define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */ 1370 1371 #define DAC_CR_WAVE2_Pos (22U) 1372 #define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */ 1373 #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */ 1374 #define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */ 1375 #define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */ 1376 1377 #define DAC_CR_MAMP2_Pos (24U) 1378 #define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */ 1379 #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */ 1380 #define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */ 1381 #define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */ 1382 #define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */ 1383 #define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */ 1384 1385 #define DAC_CR_DMAEN2_Pos (28U) 1386 #define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */ 1387 #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!< DAC channel2 DMA enabled */ 1388 #define DAC_CR_DMAUDRIE2_Pos (29U) 1389 #define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */ 1390 #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!< DAC channel12DMA Underrun interrupt enable */ 1391 1392 /***************** Bit definition for DAC_SWTRIGR register ******************/ 1393 #define DAC_SWTRIGR_SWTRIG1_Pos (0U) 1394 #define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ 1395 #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!< DAC channel1 software trigger */ 1396 #define DAC_SWTRIGR_SWTRIG2_Pos (1U) 1397 #define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */ 1398 #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!< DAC channel2 software trigger */ 1399 1400 /***************** Bit definition for DAC_DHR12R1 register ******************/ 1401 #define DAC_DHR12R1_DACC1DHR_Pos (0U) 1402 #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */ 1403 #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!< DAC channel1 12-bit Right aligned data */ 1404 1405 /***************** Bit definition for DAC_DHR12L1 register ******************/ 1406 #define DAC_DHR12L1_DACC1DHR_Pos (4U) 1407 #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */ 1408 #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!< DAC channel1 12-bit Left aligned data */ 1409 1410 /****************** Bit definition for DAC_DHR8R1 register ******************/ 1411 #define DAC_DHR8R1_DACC1DHR_Pos (0U) 1412 #define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */ 1413 #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!< DAC channel1 8-bit Right aligned data */ 1414 1415 /***************** Bit definition for DAC_DHR12R2 register ******************/ 1416 #define DAC_DHR12R2_DACC2DHR_Pos (0U) 1417 #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */ 1418 #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!< DAC channel2 12-bit Right aligned data */ 1419 1420 /***************** Bit definition for DAC_DHR12L2 register ******************/ 1421 #define DAC_DHR12L2_DACC2DHR_Pos (4U) 1422 #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */ 1423 #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!< DAC channel2 12-bit Left aligned data */ 1424 1425 /****************** Bit definition for DAC_DHR8R2 register ******************/ 1426 #define DAC_DHR8R2_DACC2DHR_Pos (0U) 1427 #define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */ 1428 #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!< DAC channel2 8-bit Right aligned data */ 1429 1430 /***************** Bit definition for DAC_DHR12RD register ******************/ 1431 #define DAC_DHR12RD_DACC1DHR_Pos (0U) 1432 #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */ 1433 #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!< DAC channel1 12-bit Right aligned data */ 1434 #define DAC_DHR12RD_DACC2DHR_Pos (16U) 1435 #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */ 1436 #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!< DAC channel2 12-bit Right aligned data */ 1437 1438 /***************** Bit definition for DAC_DHR12LD register ******************/ 1439 #define DAC_DHR12LD_DACC1DHR_Pos (4U) 1440 #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */ 1441 #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!< DAC channel1 12-bit Left aligned data */ 1442 #define DAC_DHR12LD_DACC2DHR_Pos (20U) 1443 #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */ 1444 #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!< DAC channel2 12-bit Left aligned data */ 1445 1446 /****************** Bit definition for DAC_DHR8RD register ******************/ 1447 #define DAC_DHR8RD_DACC1DHR_Pos (0U) 1448 #define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */ 1449 #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!< DAC channel1 8-bit Right aligned data */ 1450 #define DAC_DHR8RD_DACC2DHR_Pos (8U) 1451 #define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */ 1452 #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!< DAC channel2 8-bit Right aligned data */ 1453 1454 /******************* Bit definition for DAC_DOR1 register *******************/ 1455 #define DAC_DOR1_DACC1DOR_Pos (0U) 1456 #define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */ 1457 #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!< DAC channel1 data output */ 1458 1459 /******************* Bit definition for DAC_DOR2 register *******************/ 1460 #define DAC_DOR2_DACC2DOR_Pos (0U) 1461 #define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */ 1462 #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!< DAC channel2 data output */ 1463 1464 /******************** Bit definition for DAC_SR register ********************/ 1465 #define DAC_SR_DMAUDR1_Pos (13U) 1466 #define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */ 1467 #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!< DAC channel1 DMA underrun flag */ 1468 #define DAC_SR_DMAUDR2_Pos (29U) 1469 #define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */ 1470 #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!< DAC channel2 DMA underrun flag */ 1471 1472 /******************************************************************************/ 1473 /* */ 1474 /* Debug MCU (DBGMCU) */ 1475 /* */ 1476 /******************************************************************************/ 1477 1478 /**************** Bit definition for DBGMCU_IDCODE register *****************/ 1479 #define DBGMCU_IDCODE_DEV_ID_Pos (0U) 1480 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */ 1481 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */ 1482 1483 #define DBGMCU_IDCODE_DIV_ID_Pos (12U) 1484 #define DBGMCU_IDCODE_DIV_ID_Msk (0xFUL << DBGMCU_IDCODE_DIV_ID_Pos) /*!< 0x0000F000 */ 1485 #define DBGMCU_IDCODE_DIV_ID DBGMCU_IDCODE_DIV_ID_Msk /*!< Division Identifier */ 1486 #define DBGMCU_IDCODE_MCD_DIV_ID_Pos (13U) 1487 #define DBGMCU_IDCODE_MCD_DIV_ID_Msk (0x3UL << DBGMCU_IDCODE_MCD_DIV_ID_Pos) /*!< 0x00006000 */ 1488 #define DBGMCU_IDCODE_MCD_DIV_ID DBGMCU_IDCODE_MCD_DIV_ID_Msk /*!< MCD division ID is 6 */ 1489 #define DBGMCU_IDCODE_REV_ID_Pos (16U) 1490 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */ 1491 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */ 1492 #define DBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */ 1493 #define DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */ 1494 #define DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */ 1495 #define DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */ 1496 #define DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */ 1497 #define DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */ 1498 #define DBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */ 1499 #define DBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */ 1500 #define DBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */ 1501 #define DBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */ 1502 #define DBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */ 1503 #define DBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */ 1504 #define DBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */ 1505 #define DBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */ 1506 #define DBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */ 1507 #define DBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */ 1508 1509 /****************** Bit definition for DBGMCU_CR register *******************/ 1510 #define DBGMCU_CR_DBG_Pos (0U) 1511 #define DBGMCU_CR_DBG_Msk (0x7UL << DBGMCU_CR_DBG_Pos) /*!< 0x00000007 */ 1512 #define DBGMCU_CR_DBG DBGMCU_CR_DBG_Msk /*!< Debug mode mask */ 1513 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) 1514 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */ 1515 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */ 1516 #define DBGMCU_CR_DBG_STOP_Pos (1U) 1517 #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */ 1518 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */ 1519 #define DBGMCU_CR_DBG_STANDBY_Pos (2U) 1520 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */ 1521 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */ 1522 1523 /****************** Bit definition for DBGMCU_APB1_FZ register **************/ 1524 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) 1525 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */ 1526 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */ 1527 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) 1528 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */ 1529 #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk 1530 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) 1531 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */ 1532 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk /*!< TIM6 counter stopped when core is halted */ 1533 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) 1534 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */ 1535 #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk 1536 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) 1537 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */ 1538 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk /*!< RTC Calendar frozen when core is halted */ 1539 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) 1540 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */ 1541 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */ 1542 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) 1543 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */ 1544 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */ 1545 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U) 1546 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) /*!< 0x00200000 */ 1547 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ 1548 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos (22U) 1549 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos) /*!< 0x00400000 */ 1550 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk /*!< I2C2 SMBUS timeout mode stopped when Core is halted */ 1551 #define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos (23U) 1552 #define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos) /*!< 0x00800000 */ 1553 #define DBGMCU_APB1_FZ_DBG_I2C3_STOP DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk /*!< I2C3 SMBUS timeout mode stopped when Core is halted */ 1554 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U) 1555 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) /*!< 0x80000000 */ 1556 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk /*!< LPTIM1 counter stopped when core is halted */ 1557 /****************** Bit definition for DBGMCU_APB2_FZ register **************/ 1558 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U) 1559 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) /*!< 0x00000020 */ 1560 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk /*!< TIM22 counter stopped when core is halted */ 1561 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U) 1562 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) /*!< 0x00000004 */ 1563 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk /*!< TIM21 counter stopped when core is halted */ 1564 1565 /******************************************************************************/ 1566 /* */ 1567 /* DMA Controller (DMA) */ 1568 /* */ 1569 /******************************************************************************/ 1570 1571 /******************* Bit definition for DMA_ISR register ********************/ 1572 #define DMA_ISR_GIF1_Pos (0U) 1573 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ 1574 #define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ 1575 #define DMA_ISR_TCIF1_Pos (1U) 1576 #define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ 1577 #define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ 1578 #define DMA_ISR_HTIF1_Pos (2U) 1579 #define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ 1580 #define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ 1581 #define DMA_ISR_TEIF1_Pos (3U) 1582 #define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ 1583 #define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ 1584 #define DMA_ISR_GIF2_Pos (4U) 1585 #define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ 1586 #define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ 1587 #define DMA_ISR_TCIF2_Pos (5U) 1588 #define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ 1589 #define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ 1590 #define DMA_ISR_HTIF2_Pos (6U) 1591 #define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ 1592 #define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ 1593 #define DMA_ISR_TEIF2_Pos (7U) 1594 #define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ 1595 #define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ 1596 #define DMA_ISR_GIF3_Pos (8U) 1597 #define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ 1598 #define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ 1599 #define DMA_ISR_TCIF3_Pos (9U) 1600 #define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ 1601 #define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ 1602 #define DMA_ISR_HTIF3_Pos (10U) 1603 #define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ 1604 #define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ 1605 #define DMA_ISR_TEIF3_Pos (11U) 1606 #define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ 1607 #define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ 1608 #define DMA_ISR_GIF4_Pos (12U) 1609 #define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ 1610 #define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ 1611 #define DMA_ISR_TCIF4_Pos (13U) 1612 #define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ 1613 #define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ 1614 #define DMA_ISR_HTIF4_Pos (14U) 1615 #define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ 1616 #define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ 1617 #define DMA_ISR_TEIF4_Pos (15U) 1618 #define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ 1619 #define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ 1620 #define DMA_ISR_GIF5_Pos (16U) 1621 #define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ 1622 #define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ 1623 #define DMA_ISR_TCIF5_Pos (17U) 1624 #define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ 1625 #define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ 1626 #define DMA_ISR_HTIF5_Pos (18U) 1627 #define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ 1628 #define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ 1629 #define DMA_ISR_TEIF5_Pos (19U) 1630 #define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ 1631 #define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ 1632 #define DMA_ISR_GIF6_Pos (20U) 1633 #define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ 1634 #define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ 1635 #define DMA_ISR_TCIF6_Pos (21U) 1636 #define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ 1637 #define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ 1638 #define DMA_ISR_HTIF6_Pos (22U) 1639 #define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ 1640 #define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ 1641 #define DMA_ISR_TEIF6_Pos (23U) 1642 #define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ 1643 #define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ 1644 #define DMA_ISR_GIF7_Pos (24U) 1645 #define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ 1646 #define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ 1647 #define DMA_ISR_TCIF7_Pos (25U) 1648 #define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ 1649 #define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ 1650 #define DMA_ISR_HTIF7_Pos (26U) 1651 #define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ 1652 #define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ 1653 #define DMA_ISR_TEIF7_Pos (27U) 1654 #define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ 1655 #define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ 1656 1657 /******************* Bit definition for DMA_IFCR register *******************/ 1658 #define DMA_IFCR_CGIF1_Pos (0U) 1659 #define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ 1660 #define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ 1661 #define DMA_IFCR_CTCIF1_Pos (1U) 1662 #define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ 1663 #define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ 1664 #define DMA_IFCR_CHTIF1_Pos (2U) 1665 #define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ 1666 #define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ 1667 #define DMA_IFCR_CTEIF1_Pos (3U) 1668 #define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ 1669 #define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ 1670 #define DMA_IFCR_CGIF2_Pos (4U) 1671 #define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ 1672 #define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ 1673 #define DMA_IFCR_CTCIF2_Pos (5U) 1674 #define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ 1675 #define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ 1676 #define DMA_IFCR_CHTIF2_Pos (6U) 1677 #define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ 1678 #define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ 1679 #define DMA_IFCR_CTEIF2_Pos (7U) 1680 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ 1681 #define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ 1682 #define DMA_IFCR_CGIF3_Pos (8U) 1683 #define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ 1684 #define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ 1685 #define DMA_IFCR_CTCIF3_Pos (9U) 1686 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ 1687 #define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ 1688 #define DMA_IFCR_CHTIF3_Pos (10U) 1689 #define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ 1690 #define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ 1691 #define DMA_IFCR_CTEIF3_Pos (11U) 1692 #define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ 1693 #define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ 1694 #define DMA_IFCR_CGIF4_Pos (12U) 1695 #define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ 1696 #define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ 1697 #define DMA_IFCR_CTCIF4_Pos (13U) 1698 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ 1699 #define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ 1700 #define DMA_IFCR_CHTIF4_Pos (14U) 1701 #define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ 1702 #define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ 1703 #define DMA_IFCR_CTEIF4_Pos (15U) 1704 #define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ 1705 #define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ 1706 #define DMA_IFCR_CGIF5_Pos (16U) 1707 #define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ 1708 #define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ 1709 #define DMA_IFCR_CTCIF5_Pos (17U) 1710 #define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ 1711 #define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ 1712 #define DMA_IFCR_CHTIF5_Pos (18U) 1713 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ 1714 #define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ 1715 #define DMA_IFCR_CTEIF5_Pos (19U) 1716 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ 1717 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ 1718 #define DMA_IFCR_CGIF6_Pos (20U) 1719 #define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ 1720 #define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ 1721 #define DMA_IFCR_CTCIF6_Pos (21U) 1722 #define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ 1723 #define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ 1724 #define DMA_IFCR_CHTIF6_Pos (22U) 1725 #define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ 1726 #define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ 1727 #define DMA_IFCR_CTEIF6_Pos (23U) 1728 #define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ 1729 #define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ 1730 #define DMA_IFCR_CGIF7_Pos (24U) 1731 #define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ 1732 #define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ 1733 #define DMA_IFCR_CTCIF7_Pos (25U) 1734 #define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ 1735 #define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ 1736 #define DMA_IFCR_CHTIF7_Pos (26U) 1737 #define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ 1738 #define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ 1739 #define DMA_IFCR_CTEIF7_Pos (27U) 1740 #define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ 1741 #define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ 1742 1743 /******************* Bit definition for DMA_CCR register ********************/ 1744 #define DMA_CCR_EN_Pos (0U) 1745 #define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ 1746 #define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ 1747 #define DMA_CCR_TCIE_Pos (1U) 1748 #define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ 1749 #define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ 1750 #define DMA_CCR_HTIE_Pos (2U) 1751 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ 1752 #define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ 1753 #define DMA_CCR_TEIE_Pos (3U) 1754 #define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ 1755 #define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ 1756 #define DMA_CCR_DIR_Pos (4U) 1757 #define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ 1758 #define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ 1759 #define DMA_CCR_CIRC_Pos (5U) 1760 #define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ 1761 #define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ 1762 #define DMA_CCR_PINC_Pos (6U) 1763 #define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ 1764 #define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ 1765 #define DMA_CCR_MINC_Pos (7U) 1766 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ 1767 #define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ 1768 1769 #define DMA_CCR_PSIZE_Pos (8U) 1770 #define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ 1771 #define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ 1772 #define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ 1773 #define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ 1774 1775 #define DMA_CCR_MSIZE_Pos (10U) 1776 #define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ 1777 #define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ 1778 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ 1779 #define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ 1780 1781 #define DMA_CCR_PL_Pos (12U) 1782 #define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ 1783 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ 1784 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ 1785 #define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ 1786 1787 #define DMA_CCR_MEM2MEM_Pos (14U) 1788 #define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ 1789 #define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ 1790 1791 /****************** Bit definition for DMA_CNDTR register *******************/ 1792 #define DMA_CNDTR_NDT_Pos (0U) 1793 #define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ 1794 #define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ 1795 1796 /****************** Bit definition for DMA_CPAR register ********************/ 1797 #define DMA_CPAR_PA_Pos (0U) 1798 #define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ 1799 #define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ 1800 1801 /****************** Bit definition for DMA_CMAR register ********************/ 1802 #define DMA_CMAR_MA_Pos (0U) 1803 #define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ 1804 #define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ 1805 1806 1807 /******************* Bit definition for DMA_CSELR register *******************/ 1808 #define DMA_CSELR_C1S_Pos (0U) 1809 #define DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos) /*!< 0x0000000F */ 1810 #define DMA_CSELR_C1S DMA_CSELR_C1S_Msk /*!< Channel 1 Selection */ 1811 #define DMA_CSELR_C2S_Pos (4U) 1812 #define DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos) /*!< 0x000000F0 */ 1813 #define DMA_CSELR_C2S DMA_CSELR_C2S_Msk /*!< Channel 2 Selection */ 1814 #define DMA_CSELR_C3S_Pos (8U) 1815 #define DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos) /*!< 0x00000F00 */ 1816 #define DMA_CSELR_C3S DMA_CSELR_C3S_Msk /*!< Channel 3 Selection */ 1817 #define DMA_CSELR_C4S_Pos (12U) 1818 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */ 1819 #define DMA_CSELR_C4S DMA_CSELR_C4S_Msk /*!< Channel 4 Selection */ 1820 #define DMA_CSELR_C5S_Pos (16U) 1821 #define DMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos) /*!< 0x000F0000 */ 1822 #define DMA_CSELR_C5S DMA_CSELR_C5S_Msk /*!< Channel 5 Selection */ 1823 #define DMA_CSELR_C6S_Pos (20U) 1824 #define DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos) /*!< 0x00F00000 */ 1825 #define DMA_CSELR_C6S DMA_CSELR_C6S_Msk /*!< Channel 6 Selection */ 1826 #define DMA_CSELR_C7S_Pos (24U) 1827 #define DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos) /*!< 0x0F000000 */ 1828 #define DMA_CSELR_C7S DMA_CSELR_C7S_Msk /*!< Channel 7 Selection */ 1829 1830 /******************************************************************************/ 1831 /* */ 1832 /* External Interrupt/Event Controller (EXTI) */ 1833 /* */ 1834 /******************************************************************************/ 1835 1836 /******************* Bit definition for EXTI_IMR register *******************/ 1837 #define EXTI_IMR_IM0_Pos (0U) 1838 #define EXTI_IMR_IM0_Msk (0x1UL << EXTI_IMR_IM0_Pos) /*!< 0x00000001 */ 1839 #define EXTI_IMR_IM0 EXTI_IMR_IM0_Msk /*!< Interrupt Mask on line 0 */ 1840 #define EXTI_IMR_IM1_Pos (1U) 1841 #define EXTI_IMR_IM1_Msk (0x1UL << EXTI_IMR_IM1_Pos) /*!< 0x00000002 */ 1842 #define EXTI_IMR_IM1 EXTI_IMR_IM1_Msk /*!< Interrupt Mask on line 1 */ 1843 #define EXTI_IMR_IM2_Pos (2U) 1844 #define EXTI_IMR_IM2_Msk (0x1UL << EXTI_IMR_IM2_Pos) /*!< 0x00000004 */ 1845 #define EXTI_IMR_IM2 EXTI_IMR_IM2_Msk /*!< Interrupt Mask on line 2 */ 1846 #define EXTI_IMR_IM3_Pos (3U) 1847 #define EXTI_IMR_IM3_Msk (0x1UL << EXTI_IMR_IM3_Pos) /*!< 0x00000008 */ 1848 #define EXTI_IMR_IM3 EXTI_IMR_IM3_Msk /*!< Interrupt Mask on line 3 */ 1849 #define EXTI_IMR_IM4_Pos (4U) 1850 #define EXTI_IMR_IM4_Msk (0x1UL << EXTI_IMR_IM4_Pos) /*!< 0x00000010 */ 1851 #define EXTI_IMR_IM4 EXTI_IMR_IM4_Msk /*!< Interrupt Mask on line 4 */ 1852 #define EXTI_IMR_IM5_Pos (5U) 1853 #define EXTI_IMR_IM5_Msk (0x1UL << EXTI_IMR_IM5_Pos) /*!< 0x00000020 */ 1854 #define EXTI_IMR_IM5 EXTI_IMR_IM5_Msk /*!< Interrupt Mask on line 5 */ 1855 #define EXTI_IMR_IM6_Pos (6U) 1856 #define EXTI_IMR_IM6_Msk (0x1UL << EXTI_IMR_IM6_Pos) /*!< 0x00000040 */ 1857 #define EXTI_IMR_IM6 EXTI_IMR_IM6_Msk /*!< Interrupt Mask on line 6 */ 1858 #define EXTI_IMR_IM7_Pos (7U) 1859 #define EXTI_IMR_IM7_Msk (0x1UL << EXTI_IMR_IM7_Pos) /*!< 0x00000080 */ 1860 #define EXTI_IMR_IM7 EXTI_IMR_IM7_Msk /*!< Interrupt Mask on line 7 */ 1861 #define EXTI_IMR_IM8_Pos (8U) 1862 #define EXTI_IMR_IM8_Msk (0x1UL << EXTI_IMR_IM8_Pos) /*!< 0x00000100 */ 1863 #define EXTI_IMR_IM8 EXTI_IMR_IM8_Msk /*!< Interrupt Mask on line 8 */ 1864 #define EXTI_IMR_IM9_Pos (9U) 1865 #define EXTI_IMR_IM9_Msk (0x1UL << EXTI_IMR_IM9_Pos) /*!< 0x00000200 */ 1866 #define EXTI_IMR_IM9 EXTI_IMR_IM9_Msk /*!< Interrupt Mask on line 9 */ 1867 #define EXTI_IMR_IM10_Pos (10U) 1868 #define EXTI_IMR_IM10_Msk (0x1UL << EXTI_IMR_IM10_Pos) /*!< 0x00000400 */ 1869 #define EXTI_IMR_IM10 EXTI_IMR_IM10_Msk /*!< Interrupt Mask on line 10 */ 1870 #define EXTI_IMR_IM11_Pos (11U) 1871 #define EXTI_IMR_IM11_Msk (0x1UL << EXTI_IMR_IM11_Pos) /*!< 0x00000800 */ 1872 #define EXTI_IMR_IM11 EXTI_IMR_IM11_Msk /*!< Interrupt Mask on line 11 */ 1873 #define EXTI_IMR_IM12_Pos (12U) 1874 #define EXTI_IMR_IM12_Msk (0x1UL << EXTI_IMR_IM12_Pos) /*!< 0x00001000 */ 1875 #define EXTI_IMR_IM12 EXTI_IMR_IM12_Msk /*!< Interrupt Mask on line 12 */ 1876 #define EXTI_IMR_IM13_Pos (13U) 1877 #define EXTI_IMR_IM13_Msk (0x1UL << EXTI_IMR_IM13_Pos) /*!< 0x00002000 */ 1878 #define EXTI_IMR_IM13 EXTI_IMR_IM13_Msk /*!< Interrupt Mask on line 13 */ 1879 #define EXTI_IMR_IM14_Pos (14U) 1880 #define EXTI_IMR_IM14_Msk (0x1UL << EXTI_IMR_IM14_Pos) /*!< 0x00004000 */ 1881 #define EXTI_IMR_IM14 EXTI_IMR_IM14_Msk /*!< Interrupt Mask on line 14 */ 1882 #define EXTI_IMR_IM15_Pos (15U) 1883 #define EXTI_IMR_IM15_Msk (0x1UL << EXTI_IMR_IM15_Pos) /*!< 0x00008000 */ 1884 #define EXTI_IMR_IM15 EXTI_IMR_IM15_Msk /*!< Interrupt Mask on line 15 */ 1885 #define EXTI_IMR_IM16_Pos (16U) 1886 #define EXTI_IMR_IM16_Msk (0x1UL << EXTI_IMR_IM16_Pos) /*!< 0x00010000 */ 1887 #define EXTI_IMR_IM16 EXTI_IMR_IM16_Msk /*!< Interrupt Mask on line 16 */ 1888 #define EXTI_IMR_IM17_Pos (17U) 1889 #define EXTI_IMR_IM17_Msk (0x1UL << EXTI_IMR_IM17_Pos) /*!< 0x00020000 */ 1890 #define EXTI_IMR_IM17 EXTI_IMR_IM17_Msk /*!< Interrupt Mask on line 17 */ 1891 #define EXTI_IMR_IM18_Pos (18U) 1892 #define EXTI_IMR_IM18_Msk (0x1UL << EXTI_IMR_IM18_Pos) /*!< 0x00040000 */ 1893 #define EXTI_IMR_IM18 EXTI_IMR_IM18_Msk /*!< Interrupt Mask on line 18 */ 1894 #define EXTI_IMR_IM19_Pos (19U) 1895 #define EXTI_IMR_IM19_Msk (0x1UL << EXTI_IMR_IM19_Pos) /*!< 0x00080000 */ 1896 #define EXTI_IMR_IM19 EXTI_IMR_IM19_Msk /*!< Interrupt Mask on line 19 */ 1897 #define EXTI_IMR_IM20_Pos (20U) 1898 #define EXTI_IMR_IM20_Msk (0x1UL << EXTI_IMR_IM20_Pos) /*!< 0x00100000 */ 1899 #define EXTI_IMR_IM20 EXTI_IMR_IM20_Msk /*!< Interrupt Mask on line 20 */ 1900 #define EXTI_IMR_IM21_Pos (21U) 1901 #define EXTI_IMR_IM21_Msk (0x1UL << EXTI_IMR_IM21_Pos) /*!< 0x00200000 */ 1902 #define EXTI_IMR_IM21 EXTI_IMR_IM21_Msk /*!< Interrupt Mask on line 21 */ 1903 #define EXTI_IMR_IM22_Pos (22U) 1904 #define EXTI_IMR_IM22_Msk (0x1UL << EXTI_IMR_IM22_Pos) /*!< 0x00400000 */ 1905 #define EXTI_IMR_IM22 EXTI_IMR_IM22_Msk /*!< Interrupt Mask on line 22 */ 1906 #define EXTI_IMR_IM23_Pos (23U) 1907 #define EXTI_IMR_IM23_Msk (0x1UL << EXTI_IMR_IM23_Pos) /*!< 0x00800000 */ 1908 #define EXTI_IMR_IM23 EXTI_IMR_IM23_Msk /*!< Interrupt Mask on line 23 */ 1909 #define EXTI_IMR_IM24_Pos (24U) 1910 #define EXTI_IMR_IM24_Msk (0x1UL << EXTI_IMR_IM24_Pos) /*!< 0x01000000 */ 1911 #define EXTI_IMR_IM24 EXTI_IMR_IM24_Msk /*!< Interrupt Mask on line 24 */ 1912 #define EXTI_IMR_IM25_Pos (25U) 1913 #define EXTI_IMR_IM25_Msk (0x1UL << EXTI_IMR_IM25_Pos) /*!< 0x02000000 */ 1914 #define EXTI_IMR_IM25 EXTI_IMR_IM25_Msk /*!< Interrupt Mask on line 25 */ 1915 #define EXTI_IMR_IM26_Pos (26U) 1916 #define EXTI_IMR_IM26_Msk (0x1UL << EXTI_IMR_IM26_Pos) /*!< 0x04000000 */ 1917 #define EXTI_IMR_IM26 EXTI_IMR_IM26_Msk /*!< Interrupt Mask on line 26 */ 1918 #define EXTI_IMR_IM28_Pos (28U) 1919 #define EXTI_IMR_IM28_Msk (0x1UL << EXTI_IMR_IM28_Pos) /*!< 0x10000000 */ 1920 #define EXTI_IMR_IM28 EXTI_IMR_IM28_Msk /*!< Interrupt Mask on line 28 */ 1921 #define EXTI_IMR_IM29_Pos (29U) 1922 #define EXTI_IMR_IM29_Msk (0x1UL << EXTI_IMR_IM29_Pos) /*!< 0x20000000 */ 1923 #define EXTI_IMR_IM29 EXTI_IMR_IM29_Msk /*!< Interrupt Mask on line 29 */ 1924 1925 #define EXTI_IMR_IM_Pos (0U) 1926 #define EXTI_IMR_IM_Msk (0x37FFFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x37FFFFFF */ 1927 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */ 1928 1929 /****************** Bit definition for EXTI_EMR register ********************/ 1930 #define EXTI_EMR_EM0_Pos (0U) 1931 #define EXTI_EMR_EM0_Msk (0x1UL << EXTI_EMR_EM0_Pos) /*!< 0x00000001 */ 1932 #define EXTI_EMR_EM0 EXTI_EMR_EM0_Msk /*!< Event Mask on line 0 */ 1933 #define EXTI_EMR_EM1_Pos (1U) 1934 #define EXTI_EMR_EM1_Msk (0x1UL << EXTI_EMR_EM1_Pos) /*!< 0x00000002 */ 1935 #define EXTI_EMR_EM1 EXTI_EMR_EM1_Msk /*!< Event Mask on line 1 */ 1936 #define EXTI_EMR_EM2_Pos (2U) 1937 #define EXTI_EMR_EM2_Msk (0x1UL << EXTI_EMR_EM2_Pos) /*!< 0x00000004 */ 1938 #define EXTI_EMR_EM2 EXTI_EMR_EM2_Msk /*!< Event Mask on line 2 */ 1939 #define EXTI_EMR_EM3_Pos (3U) 1940 #define EXTI_EMR_EM3_Msk (0x1UL << EXTI_EMR_EM3_Pos) /*!< 0x00000008 */ 1941 #define EXTI_EMR_EM3 EXTI_EMR_EM3_Msk /*!< Event Mask on line 3 */ 1942 #define EXTI_EMR_EM4_Pos (4U) 1943 #define EXTI_EMR_EM4_Msk (0x1UL << EXTI_EMR_EM4_Pos) /*!< 0x00000010 */ 1944 #define EXTI_EMR_EM4 EXTI_EMR_EM4_Msk /*!< Event Mask on line 4 */ 1945 #define EXTI_EMR_EM5_Pos (5U) 1946 #define EXTI_EMR_EM5_Msk (0x1UL << EXTI_EMR_EM5_Pos) /*!< 0x00000020 */ 1947 #define EXTI_EMR_EM5 EXTI_EMR_EM5_Msk /*!< Event Mask on line 5 */ 1948 #define EXTI_EMR_EM6_Pos (6U) 1949 #define EXTI_EMR_EM6_Msk (0x1UL << EXTI_EMR_EM6_Pos) /*!< 0x00000040 */ 1950 #define EXTI_EMR_EM6 EXTI_EMR_EM6_Msk /*!< Event Mask on line 6 */ 1951 #define EXTI_EMR_EM7_Pos (7U) 1952 #define EXTI_EMR_EM7_Msk (0x1UL << EXTI_EMR_EM7_Pos) /*!< 0x00000080 */ 1953 #define EXTI_EMR_EM7 EXTI_EMR_EM7_Msk /*!< Event Mask on line 7 */ 1954 #define EXTI_EMR_EM8_Pos (8U) 1955 #define EXTI_EMR_EM8_Msk (0x1UL << EXTI_EMR_EM8_Pos) /*!< 0x00000100 */ 1956 #define EXTI_EMR_EM8 EXTI_EMR_EM8_Msk /*!< Event Mask on line 8 */ 1957 #define EXTI_EMR_EM9_Pos (9U) 1958 #define EXTI_EMR_EM9_Msk (0x1UL << EXTI_EMR_EM9_Pos) /*!< 0x00000200 */ 1959 #define EXTI_EMR_EM9 EXTI_EMR_EM9_Msk /*!< Event Mask on line 9 */ 1960 #define EXTI_EMR_EM10_Pos (10U) 1961 #define EXTI_EMR_EM10_Msk (0x1UL << EXTI_EMR_EM10_Pos) /*!< 0x00000400 */ 1962 #define EXTI_EMR_EM10 EXTI_EMR_EM10_Msk /*!< Event Mask on line 10 */ 1963 #define EXTI_EMR_EM11_Pos (11U) 1964 #define EXTI_EMR_EM11_Msk (0x1UL << EXTI_EMR_EM11_Pos) /*!< 0x00000800 */ 1965 #define EXTI_EMR_EM11 EXTI_EMR_EM11_Msk /*!< Event Mask on line 11 */ 1966 #define EXTI_EMR_EM12_Pos (12U) 1967 #define EXTI_EMR_EM12_Msk (0x1UL << EXTI_EMR_EM12_Pos) /*!< 0x00001000 */ 1968 #define EXTI_EMR_EM12 EXTI_EMR_EM12_Msk /*!< Event Mask on line 12 */ 1969 #define EXTI_EMR_EM13_Pos (13U) 1970 #define EXTI_EMR_EM13_Msk (0x1UL << EXTI_EMR_EM13_Pos) /*!< 0x00002000 */ 1971 #define EXTI_EMR_EM13 EXTI_EMR_EM13_Msk /*!< Event Mask on line 13 */ 1972 #define EXTI_EMR_EM14_Pos (14U) 1973 #define EXTI_EMR_EM14_Msk (0x1UL << EXTI_EMR_EM14_Pos) /*!< 0x00004000 */ 1974 #define EXTI_EMR_EM14 EXTI_EMR_EM14_Msk /*!< Event Mask on line 14 */ 1975 #define EXTI_EMR_EM15_Pos (15U) 1976 #define EXTI_EMR_EM15_Msk (0x1UL << EXTI_EMR_EM15_Pos) /*!< 0x00008000 */ 1977 #define EXTI_EMR_EM15 EXTI_EMR_EM15_Msk /*!< Event Mask on line 15 */ 1978 #define EXTI_EMR_EM16_Pos (16U) 1979 #define EXTI_EMR_EM16_Msk (0x1UL << EXTI_EMR_EM16_Pos) /*!< 0x00010000 */ 1980 #define EXTI_EMR_EM16 EXTI_EMR_EM16_Msk /*!< Event Mask on line 16 */ 1981 #define EXTI_EMR_EM17_Pos (17U) 1982 #define EXTI_EMR_EM17_Msk (0x1UL << EXTI_EMR_EM17_Pos) /*!< 0x00020000 */ 1983 #define EXTI_EMR_EM17 EXTI_EMR_EM17_Msk /*!< Event Mask on line 17 */ 1984 #define EXTI_EMR_EM18_Pos (18U) 1985 #define EXTI_EMR_EM18_Msk (0x1UL << EXTI_EMR_EM18_Pos) /*!< 0x00040000 */ 1986 #define EXTI_EMR_EM18 EXTI_EMR_EM18_Msk /*!< Event Mask on line 18 */ 1987 #define EXTI_EMR_EM19_Pos (19U) 1988 #define EXTI_EMR_EM19_Msk (0x1UL << EXTI_EMR_EM19_Pos) /*!< 0x00080000 */ 1989 #define EXTI_EMR_EM19 EXTI_EMR_EM19_Msk /*!< Event Mask on line 19 */ 1990 #define EXTI_EMR_EM20_Pos (20U) 1991 #define EXTI_EMR_EM20_Msk (0x1UL << EXTI_EMR_EM20_Pos) /*!< 0x00100000 */ 1992 #define EXTI_EMR_EM20 EXTI_EMR_EM20_Msk /*!< Event Mask on line 20 */ 1993 #define EXTI_EMR_EM21_Pos (21U) 1994 #define EXTI_EMR_EM21_Msk (0x1UL << EXTI_EMR_EM21_Pos) /*!< 0x00200000 */ 1995 #define EXTI_EMR_EM21 EXTI_EMR_EM21_Msk /*!< Event Mask on line 21 */ 1996 #define EXTI_EMR_EM22_Pos (22U) 1997 #define EXTI_EMR_EM22_Msk (0x1UL << EXTI_EMR_EM22_Pos) /*!< 0x00400000 */ 1998 #define EXTI_EMR_EM22 EXTI_EMR_EM22_Msk /*!< Event Mask on line 22 */ 1999 #define EXTI_EMR_EM23_Pos (23U) 2000 #define EXTI_EMR_EM23_Msk (0x1UL << EXTI_EMR_EM23_Pos) /*!< 0x00800000 */ 2001 #define EXTI_EMR_EM23 EXTI_EMR_EM23_Msk /*!< Event Mask on line 23 */ 2002 #define EXTI_EMR_EM24_Pos (24U) 2003 #define EXTI_EMR_EM24_Msk (0x1UL << EXTI_EMR_EM24_Pos) /*!< 0x01000000 */ 2004 #define EXTI_EMR_EM24 EXTI_EMR_EM24_Msk /*!< Event Mask on line 24 */ 2005 #define EXTI_EMR_EM25_Pos (25U) 2006 #define EXTI_EMR_EM25_Msk (0x1UL << EXTI_EMR_EM25_Pos) /*!< 0x02000000 */ 2007 #define EXTI_EMR_EM25 EXTI_EMR_EM25_Msk /*!< Event Mask on line 25 */ 2008 #define EXTI_EMR_EM26_Pos (26U) 2009 #define EXTI_EMR_EM26_Msk (0x1UL << EXTI_EMR_EM26_Pos) /*!< 0x04000000 */ 2010 #define EXTI_EMR_EM26 EXTI_EMR_EM26_Msk /*!< Event Mask on line 26 */ 2011 #define EXTI_EMR_EM28_Pos (28U) 2012 #define EXTI_EMR_EM28_Msk (0x1UL << EXTI_EMR_EM28_Pos) /*!< 0x10000000 */ 2013 #define EXTI_EMR_EM28 EXTI_EMR_EM28_Msk /*!< Event Mask on line 28 */ 2014 #define EXTI_EMR_EM29_Pos (29U) 2015 #define EXTI_EMR_EM29_Msk (0x1UL << EXTI_EMR_EM29_Pos) /*!< 0x20000000 */ 2016 #define EXTI_EMR_EM29 EXTI_EMR_EM29_Msk /*!< Event Mask on line 29 */ 2017 2018 /******************* Bit definition for EXTI_RTSR register ******************/ 2019 #define EXTI_RTSR_RT0_Pos (0U) 2020 #define EXTI_RTSR_RT0_Msk (0x1UL << EXTI_RTSR_RT0_Pos) /*!< 0x00000001 */ 2021 #define EXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ 2022 #define EXTI_RTSR_RT1_Pos (1U) 2023 #define EXTI_RTSR_RT1_Msk (0x1UL << EXTI_RTSR_RT1_Pos) /*!< 0x00000002 */ 2024 #define EXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ 2025 #define EXTI_RTSR_RT2_Pos (2U) 2026 #define EXTI_RTSR_RT2_Msk (0x1UL << EXTI_RTSR_RT2_Pos) /*!< 0x00000004 */ 2027 #define EXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ 2028 #define EXTI_RTSR_RT3_Pos (3U) 2029 #define EXTI_RTSR_RT3_Msk (0x1UL << EXTI_RTSR_RT3_Pos) /*!< 0x00000008 */ 2030 #define EXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ 2031 #define EXTI_RTSR_RT4_Pos (4U) 2032 #define EXTI_RTSR_RT4_Msk (0x1UL << EXTI_RTSR_RT4_Pos) /*!< 0x00000010 */ 2033 #define EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ 2034 #define EXTI_RTSR_RT5_Pos (5U) 2035 #define EXTI_RTSR_RT5_Msk (0x1UL << EXTI_RTSR_RT5_Pos) /*!< 0x00000020 */ 2036 #define EXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ 2037 #define EXTI_RTSR_RT6_Pos (6U) 2038 #define EXTI_RTSR_RT6_Msk (0x1UL << EXTI_RTSR_RT6_Pos) /*!< 0x00000040 */ 2039 #define EXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ 2040 #define EXTI_RTSR_RT7_Pos (7U) 2041 #define EXTI_RTSR_RT7_Msk (0x1UL << EXTI_RTSR_RT7_Pos) /*!< 0x00000080 */ 2042 #define EXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ 2043 #define EXTI_RTSR_RT8_Pos (8U) 2044 #define EXTI_RTSR_RT8_Msk (0x1UL << EXTI_RTSR_RT8_Pos) /*!< 0x00000100 */ 2045 #define EXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ 2046 #define EXTI_RTSR_RT9_Pos (9U) 2047 #define EXTI_RTSR_RT9_Msk (0x1UL << EXTI_RTSR_RT9_Pos) /*!< 0x00000200 */ 2048 #define EXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ 2049 #define EXTI_RTSR_RT10_Pos (10U) 2050 #define EXTI_RTSR_RT10_Msk (0x1UL << EXTI_RTSR_RT10_Pos) /*!< 0x00000400 */ 2051 #define EXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ 2052 #define EXTI_RTSR_RT11_Pos (11U) 2053 #define EXTI_RTSR_RT11_Msk (0x1UL << EXTI_RTSR_RT11_Pos) /*!< 0x00000800 */ 2054 #define EXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ 2055 #define EXTI_RTSR_RT12_Pos (12U) 2056 #define EXTI_RTSR_RT12_Msk (0x1UL << EXTI_RTSR_RT12_Pos) /*!< 0x00001000 */ 2057 #define EXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ 2058 #define EXTI_RTSR_RT13_Pos (13U) 2059 #define EXTI_RTSR_RT13_Msk (0x1UL << EXTI_RTSR_RT13_Pos) /*!< 0x00002000 */ 2060 #define EXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ 2061 #define EXTI_RTSR_RT14_Pos (14U) 2062 #define EXTI_RTSR_RT14_Msk (0x1UL << EXTI_RTSR_RT14_Pos) /*!< 0x00004000 */ 2063 #define EXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ 2064 #define EXTI_RTSR_RT15_Pos (15U) 2065 #define EXTI_RTSR_RT15_Msk (0x1UL << EXTI_RTSR_RT15_Pos) /*!< 0x00008000 */ 2066 #define EXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ 2067 #define EXTI_RTSR_RT16_Pos (16U) 2068 #define EXTI_RTSR_RT16_Msk (0x1UL << EXTI_RTSR_RT16_Pos) /*!< 0x00010000 */ 2069 #define EXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ 2070 #define EXTI_RTSR_RT17_Pos (17U) 2071 #define EXTI_RTSR_RT17_Msk (0x1UL << EXTI_RTSR_RT17_Pos) /*!< 0x00020000 */ 2072 #define EXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ 2073 #define EXTI_RTSR_RT19_Pos (19U) 2074 #define EXTI_RTSR_RT19_Msk (0x1UL << EXTI_RTSR_RT19_Pos) /*!< 0x00080000 */ 2075 #define EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ 2076 #define EXTI_RTSR_RT20_Pos (20U) 2077 #define EXTI_RTSR_RT20_Msk (0x1UL << EXTI_RTSR_RT20_Pos) /*!< 0x00100000 */ 2078 #define EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ 2079 #define EXTI_RTSR_RT21_Pos (21U) 2080 #define EXTI_RTSR_RT21_Msk (0x1UL << EXTI_RTSR_RT21_Pos) /*!< 0x00200000 */ 2081 #define EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ 2082 #define EXTI_RTSR_RT22_Pos (22U) 2083 #define EXTI_RTSR_RT22_Msk (0x1UL << EXTI_RTSR_RT22_Pos) /*!< 0x00400000 */ 2084 #define EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk /*!< Rising trigger event configuration bit of line 22 */ 2085 2086 /* Legacy defines */ 2087 #define EXTI_RTSR_TR0 EXTI_RTSR_RT0 2088 #define EXTI_RTSR_TR1 EXTI_RTSR_RT1 2089 #define EXTI_RTSR_TR2 EXTI_RTSR_RT2 2090 #define EXTI_RTSR_TR3 EXTI_RTSR_RT3 2091 #define EXTI_RTSR_TR4 EXTI_RTSR_RT4 2092 #define EXTI_RTSR_TR5 EXTI_RTSR_RT5 2093 #define EXTI_RTSR_TR6 EXTI_RTSR_RT6 2094 #define EXTI_RTSR_TR7 EXTI_RTSR_RT7 2095 #define EXTI_RTSR_TR8 EXTI_RTSR_RT8 2096 #define EXTI_RTSR_TR9 EXTI_RTSR_RT9 2097 #define EXTI_RTSR_TR10 EXTI_RTSR_RT10 2098 #define EXTI_RTSR_TR11 EXTI_RTSR_RT11 2099 #define EXTI_RTSR_TR12 EXTI_RTSR_RT12 2100 #define EXTI_RTSR_TR13 EXTI_RTSR_RT13 2101 #define EXTI_RTSR_TR14 EXTI_RTSR_RT14 2102 #define EXTI_RTSR_TR15 EXTI_RTSR_RT15 2103 #define EXTI_RTSR_TR16 EXTI_RTSR_RT16 2104 #define EXTI_RTSR_TR17 EXTI_RTSR_RT17 2105 #define EXTI_RTSR_TR19 EXTI_RTSR_RT19 2106 #define EXTI_RTSR_TR20 EXTI_RTSR_RT20 2107 #define EXTI_RTSR_TR21 EXTI_RTSR_RT21 2108 #define EXTI_RTSR_TR22 EXTI_RTSR_RT22 2109 2110 /******************* Bit definition for EXTI_FTSR register *******************/ 2111 #define EXTI_FTSR_FT0_Pos (0U) 2112 #define EXTI_FTSR_FT0_Msk (0x1UL << EXTI_FTSR_FT0_Pos) /*!< 0x00000001 */ 2113 #define EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ 2114 #define EXTI_FTSR_FT1_Pos (1U) 2115 #define EXTI_FTSR_FT1_Msk (0x1UL << EXTI_FTSR_FT1_Pos) /*!< 0x00000002 */ 2116 #define EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ 2117 #define EXTI_FTSR_FT2_Pos (2U) 2118 #define EXTI_FTSR_FT2_Msk (0x1UL << EXTI_FTSR_FT2_Pos) /*!< 0x00000004 */ 2119 #define EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ 2120 #define EXTI_FTSR_FT3_Pos (3U) 2121 #define EXTI_FTSR_FT3_Msk (0x1UL << EXTI_FTSR_FT3_Pos) /*!< 0x00000008 */ 2122 #define EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ 2123 #define EXTI_FTSR_FT4_Pos (4U) 2124 #define EXTI_FTSR_FT4_Msk (0x1UL << EXTI_FTSR_FT4_Pos) /*!< 0x00000010 */ 2125 #define EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ 2126 #define EXTI_FTSR_FT5_Pos (5U) 2127 #define EXTI_FTSR_FT5_Msk (0x1UL << EXTI_FTSR_FT5_Pos) /*!< 0x00000020 */ 2128 #define EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ 2129 #define EXTI_FTSR_FT6_Pos (6U) 2130 #define EXTI_FTSR_FT6_Msk (0x1UL << EXTI_FTSR_FT6_Pos) /*!< 0x00000040 */ 2131 #define EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ 2132 #define EXTI_FTSR_FT7_Pos (7U) 2133 #define EXTI_FTSR_FT7_Msk (0x1UL << EXTI_FTSR_FT7_Pos) /*!< 0x00000080 */ 2134 #define EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ 2135 #define EXTI_FTSR_FT8_Pos (8U) 2136 #define EXTI_FTSR_FT8_Msk (0x1UL << EXTI_FTSR_FT8_Pos) /*!< 0x00000100 */ 2137 #define EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ 2138 #define EXTI_FTSR_FT9_Pos (9U) 2139 #define EXTI_FTSR_FT9_Msk (0x1UL << EXTI_FTSR_FT9_Pos) /*!< 0x00000200 */ 2140 #define EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ 2141 #define EXTI_FTSR_FT10_Pos (10U) 2142 #define EXTI_FTSR_FT10_Msk (0x1UL << EXTI_FTSR_FT10_Pos) /*!< 0x00000400 */ 2143 #define EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ 2144 #define EXTI_FTSR_FT11_Pos (11U) 2145 #define EXTI_FTSR_FT11_Msk (0x1UL << EXTI_FTSR_FT11_Pos) /*!< 0x00000800 */ 2146 #define EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ 2147 #define EXTI_FTSR_FT12_Pos (12U) 2148 #define EXTI_FTSR_FT12_Msk (0x1UL << EXTI_FTSR_FT12_Pos) /*!< 0x00001000 */ 2149 #define EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ 2150 #define EXTI_FTSR_FT13_Pos (13U) 2151 #define EXTI_FTSR_FT13_Msk (0x1UL << EXTI_FTSR_FT13_Pos) /*!< 0x00002000 */ 2152 #define EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ 2153 #define EXTI_FTSR_FT14_Pos (14U) 2154 #define EXTI_FTSR_FT14_Msk (0x1UL << EXTI_FTSR_FT14_Pos) /*!< 0x00004000 */ 2155 #define EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ 2156 #define EXTI_FTSR_FT15_Pos (15U) 2157 #define EXTI_FTSR_FT15_Msk (0x1UL << EXTI_FTSR_FT15_Pos) /*!< 0x00008000 */ 2158 #define EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ 2159 #define EXTI_FTSR_FT16_Pos (16U) 2160 #define EXTI_FTSR_FT16_Msk (0x1UL << EXTI_FTSR_FT16_Pos) /*!< 0x00010000 */ 2161 #define EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ 2162 #define EXTI_FTSR_FT17_Pos (17U) 2163 #define EXTI_FTSR_FT17_Msk (0x1UL << EXTI_FTSR_FT17_Pos) /*!< 0x00020000 */ 2164 #define EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ 2165 #define EXTI_FTSR_FT19_Pos (19U) 2166 #define EXTI_FTSR_FT19_Msk (0x1UL << EXTI_FTSR_FT19_Pos) /*!< 0x00080000 */ 2167 #define EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ 2168 #define EXTI_FTSR_FT20_Pos (20U) 2169 #define EXTI_FTSR_FT20_Msk (0x1UL << EXTI_FTSR_FT20_Pos) /*!< 0x00100000 */ 2170 #define EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ 2171 #define EXTI_FTSR_FT21_Pos (21U) 2172 #define EXTI_FTSR_FT21_Msk (0x1UL << EXTI_FTSR_FT21_Pos) /*!< 0x00200000 */ 2173 #define EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ 2174 #define EXTI_FTSR_FT22_Pos (22U) 2175 #define EXTI_FTSR_FT22_Msk (0x1UL << EXTI_FTSR_FT22_Pos) /*!< 0x00400000 */ 2176 #define EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk /*!< Falling trigger event configuration bit of line 22 */ 2177 2178 /* Legacy defines */ 2179 #define EXTI_FTSR_TR0 EXTI_FTSR_FT0 2180 #define EXTI_FTSR_TR1 EXTI_FTSR_FT1 2181 #define EXTI_FTSR_TR2 EXTI_FTSR_FT2 2182 #define EXTI_FTSR_TR3 EXTI_FTSR_FT3 2183 #define EXTI_FTSR_TR4 EXTI_FTSR_FT4 2184 #define EXTI_FTSR_TR5 EXTI_FTSR_FT5 2185 #define EXTI_FTSR_TR6 EXTI_FTSR_FT6 2186 #define EXTI_FTSR_TR7 EXTI_FTSR_FT7 2187 #define EXTI_FTSR_TR8 EXTI_FTSR_FT8 2188 #define EXTI_FTSR_TR9 EXTI_FTSR_FT9 2189 #define EXTI_FTSR_TR10 EXTI_FTSR_FT10 2190 #define EXTI_FTSR_TR11 EXTI_FTSR_FT11 2191 #define EXTI_FTSR_TR12 EXTI_FTSR_FT12 2192 #define EXTI_FTSR_TR13 EXTI_FTSR_FT13 2193 #define EXTI_FTSR_TR14 EXTI_FTSR_FT14 2194 #define EXTI_FTSR_TR15 EXTI_FTSR_FT15 2195 #define EXTI_FTSR_TR16 EXTI_FTSR_FT16 2196 #define EXTI_FTSR_TR17 EXTI_FTSR_FT17 2197 #define EXTI_FTSR_TR19 EXTI_FTSR_FT19 2198 #define EXTI_FTSR_TR20 EXTI_FTSR_FT20 2199 #define EXTI_FTSR_TR21 EXTI_FTSR_FT21 2200 #define EXTI_FTSR_TR22 EXTI_FTSR_FT22 2201 2202 /******************* Bit definition for EXTI_SWIER register *******************/ 2203 #define EXTI_SWIER_SWI0_Pos (0U) 2204 #define EXTI_SWIER_SWI0_Msk (0x1UL << EXTI_SWIER_SWI0_Pos) /*!< 0x00000001 */ 2205 #define EXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk /*!< Software Interrupt on line 0 */ 2206 #define EXTI_SWIER_SWI1_Pos (1U) 2207 #define EXTI_SWIER_SWI1_Msk (0x1UL << EXTI_SWIER_SWI1_Pos) /*!< 0x00000002 */ 2208 #define EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk /*!< Software Interrupt on line 1 */ 2209 #define EXTI_SWIER_SWI2_Pos (2U) 2210 #define EXTI_SWIER_SWI2_Msk (0x1UL << EXTI_SWIER_SWI2_Pos) /*!< 0x00000004 */ 2211 #define EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk /*!< Software Interrupt on line 2 */ 2212 #define EXTI_SWIER_SWI3_Pos (3U) 2213 #define EXTI_SWIER_SWI3_Msk (0x1UL << EXTI_SWIER_SWI3_Pos) /*!< 0x00000008 */ 2214 #define EXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk /*!< Software Interrupt on line 3 */ 2215 #define EXTI_SWIER_SWI4_Pos (4U) 2216 #define EXTI_SWIER_SWI4_Msk (0x1UL << EXTI_SWIER_SWI4_Pos) /*!< 0x00000010 */ 2217 #define EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk /*!< Software Interrupt on line 4 */ 2218 #define EXTI_SWIER_SWI5_Pos (5U) 2219 #define EXTI_SWIER_SWI5_Msk (0x1UL << EXTI_SWIER_SWI5_Pos) /*!< 0x00000020 */ 2220 #define EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk /*!< Software Interrupt on line 5 */ 2221 #define EXTI_SWIER_SWI6_Pos (6U) 2222 #define EXTI_SWIER_SWI6_Msk (0x1UL << EXTI_SWIER_SWI6_Pos) /*!< 0x00000040 */ 2223 #define EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk /*!< Software Interrupt on line 6 */ 2224 #define EXTI_SWIER_SWI7_Pos (7U) 2225 #define EXTI_SWIER_SWI7_Msk (0x1UL << EXTI_SWIER_SWI7_Pos) /*!< 0x00000080 */ 2226 #define EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk /*!< Software Interrupt on line 7 */ 2227 #define EXTI_SWIER_SWI8_Pos (8U) 2228 #define EXTI_SWIER_SWI8_Msk (0x1UL << EXTI_SWIER_SWI8_Pos) /*!< 0x00000100 */ 2229 #define EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk /*!< Software Interrupt on line 8 */ 2230 #define EXTI_SWIER_SWI9_Pos (9U) 2231 #define EXTI_SWIER_SWI9_Msk (0x1UL << EXTI_SWIER_SWI9_Pos) /*!< 0x00000200 */ 2232 #define EXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk /*!< Software Interrupt on line 9 */ 2233 #define EXTI_SWIER_SWI10_Pos (10U) 2234 #define EXTI_SWIER_SWI10_Msk (0x1UL << EXTI_SWIER_SWI10_Pos) /*!< 0x00000400 */ 2235 #define EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk /*!< Software Interrupt on line 10 */ 2236 #define EXTI_SWIER_SWI11_Pos (11U) 2237 #define EXTI_SWIER_SWI11_Msk (0x1UL << EXTI_SWIER_SWI11_Pos) /*!< 0x00000800 */ 2238 #define EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk /*!< Software Interrupt on line 11 */ 2239 #define EXTI_SWIER_SWI12_Pos (12U) 2240 #define EXTI_SWIER_SWI12_Msk (0x1UL << EXTI_SWIER_SWI12_Pos) /*!< 0x00001000 */ 2241 #define EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk /*!< Software Interrupt on line 12 */ 2242 #define EXTI_SWIER_SWI13_Pos (13U) 2243 #define EXTI_SWIER_SWI13_Msk (0x1UL << EXTI_SWIER_SWI13_Pos) /*!< 0x00002000 */ 2244 #define EXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk /*!< Software Interrupt on line 13 */ 2245 #define EXTI_SWIER_SWI14_Pos (14U) 2246 #define EXTI_SWIER_SWI14_Msk (0x1UL << EXTI_SWIER_SWI14_Pos) /*!< 0x00004000 */ 2247 #define EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk /*!< Software Interrupt on line 14 */ 2248 #define EXTI_SWIER_SWI15_Pos (15U) 2249 #define EXTI_SWIER_SWI15_Msk (0x1UL << EXTI_SWIER_SWI15_Pos) /*!< 0x00008000 */ 2250 #define EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk /*!< Software Interrupt on line 15 */ 2251 #define EXTI_SWIER_SWI16_Pos (16U) 2252 #define EXTI_SWIER_SWI16_Msk (0x1UL << EXTI_SWIER_SWI16_Pos) /*!< 0x00010000 */ 2253 #define EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk /*!< Software Interrupt on line 16 */ 2254 #define EXTI_SWIER_SWI17_Pos (17U) 2255 #define EXTI_SWIER_SWI17_Msk (0x1UL << EXTI_SWIER_SWI17_Pos) /*!< 0x00020000 */ 2256 #define EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk /*!< Software Interrupt on line 17 */ 2257 #define EXTI_SWIER_SWI19_Pos (19U) 2258 #define EXTI_SWIER_SWI19_Msk (0x1UL << EXTI_SWIER_SWI19_Pos) /*!< 0x00080000 */ 2259 #define EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk /*!< Software Interrupt on line 19 */ 2260 #define EXTI_SWIER_SWI20_Pos (20U) 2261 #define EXTI_SWIER_SWI20_Msk (0x1UL << EXTI_SWIER_SWI20_Pos) /*!< 0x00100000 */ 2262 #define EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk /*!< Software Interrupt on line 20 */ 2263 #define EXTI_SWIER_SWI21_Pos (21U) 2264 #define EXTI_SWIER_SWI21_Msk (0x1UL << EXTI_SWIER_SWI21_Pos) /*!< 0x00200000 */ 2265 #define EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk /*!< Software Interrupt on line 21 */ 2266 #define EXTI_SWIER_SWI22_Pos (22U) 2267 #define EXTI_SWIER_SWI22_Msk (0x1UL << EXTI_SWIER_SWI22_Pos) /*!< 0x00400000 */ 2268 #define EXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk /*!< Software Interrupt on line 22 */ 2269 2270 /* Legacy defines */ 2271 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWI0 2272 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWI1 2273 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWI2 2274 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWI3 2275 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWI4 2276 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWI5 2277 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWI6 2278 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWI7 2279 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWI8 2280 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWI9 2281 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWI10 2282 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWI11 2283 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWI12 2284 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWI13 2285 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWI14 2286 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWI15 2287 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWI16 2288 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWI17 2289 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19 2290 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWI20 2291 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWI21 2292 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWI22 2293 2294 /****************** Bit definition for EXTI_PR register *********************/ 2295 #define EXTI_PR_PIF0_Pos (0U) 2296 #define EXTI_PR_PIF0_Msk (0x1UL << EXTI_PR_PIF0_Pos) /*!< 0x00000001 */ 2297 #define EXTI_PR_PIF0 EXTI_PR_PIF0_Msk /*!< Pending bit 0 */ 2298 #define EXTI_PR_PIF1_Pos (1U) 2299 #define EXTI_PR_PIF1_Msk (0x1UL << EXTI_PR_PIF1_Pos) /*!< 0x00000002 */ 2300 #define EXTI_PR_PIF1 EXTI_PR_PIF1_Msk /*!< Pending bit 1 */ 2301 #define EXTI_PR_PIF2_Pos (2U) 2302 #define EXTI_PR_PIF2_Msk (0x1UL << EXTI_PR_PIF2_Pos) /*!< 0x00000004 */ 2303 #define EXTI_PR_PIF2 EXTI_PR_PIF2_Msk /*!< Pending bit 2 */ 2304 #define EXTI_PR_PIF3_Pos (3U) 2305 #define EXTI_PR_PIF3_Msk (0x1UL << EXTI_PR_PIF3_Pos) /*!< 0x00000008 */ 2306 #define EXTI_PR_PIF3 EXTI_PR_PIF3_Msk /*!< Pending bit 3 */ 2307 #define EXTI_PR_PIF4_Pos (4U) 2308 #define EXTI_PR_PIF4_Msk (0x1UL << EXTI_PR_PIF4_Pos) /*!< 0x00000010 */ 2309 #define EXTI_PR_PIF4 EXTI_PR_PIF4_Msk /*!< Pending bit 4 */ 2310 #define EXTI_PR_PIF5_Pos (5U) 2311 #define EXTI_PR_PIF5_Msk (0x1UL << EXTI_PR_PIF5_Pos) /*!< 0x00000020 */ 2312 #define EXTI_PR_PIF5 EXTI_PR_PIF5_Msk /*!< Pending bit 5 */ 2313 #define EXTI_PR_PIF6_Pos (6U) 2314 #define EXTI_PR_PIF6_Msk (0x1UL << EXTI_PR_PIF6_Pos) /*!< 0x00000040 */ 2315 #define EXTI_PR_PIF6 EXTI_PR_PIF6_Msk /*!< Pending bit 6 */ 2316 #define EXTI_PR_PIF7_Pos (7U) 2317 #define EXTI_PR_PIF7_Msk (0x1UL << EXTI_PR_PIF7_Pos) /*!< 0x00000080 */ 2318 #define EXTI_PR_PIF7 EXTI_PR_PIF7_Msk /*!< Pending bit 7 */ 2319 #define EXTI_PR_PIF8_Pos (8U) 2320 #define EXTI_PR_PIF8_Msk (0x1UL << EXTI_PR_PIF8_Pos) /*!< 0x00000100 */ 2321 #define EXTI_PR_PIF8 EXTI_PR_PIF8_Msk /*!< Pending bit 8 */ 2322 #define EXTI_PR_PIF9_Pos (9U) 2323 #define EXTI_PR_PIF9_Msk (0x1UL << EXTI_PR_PIF9_Pos) /*!< 0x00000200 */ 2324 #define EXTI_PR_PIF9 EXTI_PR_PIF9_Msk /*!< Pending bit 9 */ 2325 #define EXTI_PR_PIF10_Pos (10U) 2326 #define EXTI_PR_PIF10_Msk (0x1UL << EXTI_PR_PIF10_Pos) /*!< 0x00000400 */ 2327 #define EXTI_PR_PIF10 EXTI_PR_PIF10_Msk /*!< Pending bit 10 */ 2328 #define EXTI_PR_PIF11_Pos (11U) 2329 #define EXTI_PR_PIF11_Msk (0x1UL << EXTI_PR_PIF11_Pos) /*!< 0x00000800 */ 2330 #define EXTI_PR_PIF11 EXTI_PR_PIF11_Msk /*!< Pending bit 11 */ 2331 #define EXTI_PR_PIF12_Pos (12U) 2332 #define EXTI_PR_PIF12_Msk (0x1UL << EXTI_PR_PIF12_Pos) /*!< 0x00001000 */ 2333 #define EXTI_PR_PIF12 EXTI_PR_PIF12_Msk /*!< Pending bit 12 */ 2334 #define EXTI_PR_PIF13_Pos (13U) 2335 #define EXTI_PR_PIF13_Msk (0x1UL << EXTI_PR_PIF13_Pos) /*!< 0x00002000 */ 2336 #define EXTI_PR_PIF13 EXTI_PR_PIF13_Msk /*!< Pending bit 13 */ 2337 #define EXTI_PR_PIF14_Pos (14U) 2338 #define EXTI_PR_PIF14_Msk (0x1UL << EXTI_PR_PIF14_Pos) /*!< 0x00004000 */ 2339 #define EXTI_PR_PIF14 EXTI_PR_PIF14_Msk /*!< Pending bit 14 */ 2340 #define EXTI_PR_PIF15_Pos (15U) 2341 #define EXTI_PR_PIF15_Msk (0x1UL << EXTI_PR_PIF15_Pos) /*!< 0x00008000 */ 2342 #define EXTI_PR_PIF15 EXTI_PR_PIF15_Msk /*!< Pending bit 15 */ 2343 #define EXTI_PR_PIF16_Pos (16U) 2344 #define EXTI_PR_PIF16_Msk (0x1UL << EXTI_PR_PIF16_Pos) /*!< 0x00010000 */ 2345 #define EXTI_PR_PIF16 EXTI_PR_PIF16_Msk /*!< Pending bit 16 */ 2346 #define EXTI_PR_PIF17_Pos (17U) 2347 #define EXTI_PR_PIF17_Msk (0x1UL << EXTI_PR_PIF17_Pos) /*!< 0x00020000 */ 2348 #define EXTI_PR_PIF17 EXTI_PR_PIF17_Msk /*!< Pending bit 17 */ 2349 #define EXTI_PR_PIF19_Pos (19U) 2350 #define EXTI_PR_PIF19_Msk (0x1UL << EXTI_PR_PIF19_Pos) /*!< 0x00080000 */ 2351 #define EXTI_PR_PIF19 EXTI_PR_PIF19_Msk /*!< Pending bit 19 */ 2352 #define EXTI_PR_PIF20_Pos (20U) 2353 #define EXTI_PR_PIF20_Msk (0x1UL << EXTI_PR_PIF20_Pos) /*!< 0x00100000 */ 2354 #define EXTI_PR_PIF20 EXTI_PR_PIF20_Msk /*!< Pending bit 20 */ 2355 #define EXTI_PR_PIF21_Pos (21U) 2356 #define EXTI_PR_PIF21_Msk (0x1UL << EXTI_PR_PIF21_Pos) /*!< 0x00200000 */ 2357 #define EXTI_PR_PIF21 EXTI_PR_PIF21_Msk /*!< Pending bit 21 */ 2358 #define EXTI_PR_PIF22_Pos (22U) 2359 #define EXTI_PR_PIF22_Msk (0x1UL << EXTI_PR_PIF22_Pos) /*!< 0x00400000 */ 2360 #define EXTI_PR_PIF22 EXTI_PR_PIF22_Msk /*!< Pending bit 22 */ 2361 2362 /* Legacy defines */ 2363 #define EXTI_PR_PR0 EXTI_PR_PIF0 2364 #define EXTI_PR_PR1 EXTI_PR_PIF1 2365 #define EXTI_PR_PR2 EXTI_PR_PIF2 2366 #define EXTI_PR_PR3 EXTI_PR_PIF3 2367 #define EXTI_PR_PR4 EXTI_PR_PIF4 2368 #define EXTI_PR_PR5 EXTI_PR_PIF5 2369 #define EXTI_PR_PR6 EXTI_PR_PIF6 2370 #define EXTI_PR_PR7 EXTI_PR_PIF7 2371 #define EXTI_PR_PR8 EXTI_PR_PIF8 2372 #define EXTI_PR_PR9 EXTI_PR_PIF9 2373 #define EXTI_PR_PR10 EXTI_PR_PIF10 2374 #define EXTI_PR_PR11 EXTI_PR_PIF11 2375 #define EXTI_PR_PR12 EXTI_PR_PIF12 2376 #define EXTI_PR_PR13 EXTI_PR_PIF13 2377 #define EXTI_PR_PR14 EXTI_PR_PIF14 2378 #define EXTI_PR_PR15 EXTI_PR_PIF15 2379 #define EXTI_PR_PR16 EXTI_PR_PIF16 2380 #define EXTI_PR_PR17 EXTI_PR_PIF17 2381 #define EXTI_PR_PR19 EXTI_PR_PIF19 2382 #define EXTI_PR_PR20 EXTI_PR_PIF20 2383 #define EXTI_PR_PR21 EXTI_PR_PIF21 2384 #define EXTI_PR_PR22 EXTI_PR_PIF22 2385 2386 /******************************************************************************/ 2387 /* */ 2388 /* FLASH and Option Bytes Registers */ 2389 /* */ 2390 /******************************************************************************/ 2391 2392 /******************* Bit definition for FLASH_ACR register ******************/ 2393 #define FLASH_ACR_LATENCY_Pos (0U) 2394 #define FLASH_ACR_LATENCY_Msk (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ 2395 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY bit (Latency) */ 2396 #define FLASH_ACR_PRFTEN_Pos (1U) 2397 #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000002 */ 2398 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch Buffer Enable */ 2399 #define FLASH_ACR_SLEEP_PD_Pos (3U) 2400 #define FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos) /*!< 0x00000008 */ 2401 #define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk /*!< Flash mode during sleep mode */ 2402 #define FLASH_ACR_RUN_PD_Pos (4U) 2403 #define FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos) /*!< 0x00000010 */ 2404 #define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk /*!< Flash mode during RUN mode */ 2405 #define FLASH_ACR_DISAB_BUF_Pos (5U) 2406 #define FLASH_ACR_DISAB_BUF_Msk (0x1UL << FLASH_ACR_DISAB_BUF_Pos) /*!< 0x00000020 */ 2407 #define FLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk /*!< Disable Buffer */ 2408 #define FLASH_ACR_PRE_READ_Pos (6U) 2409 #define FLASH_ACR_PRE_READ_Msk (0x1UL << FLASH_ACR_PRE_READ_Pos) /*!< 0x00000040 */ 2410 #define FLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk /*!< Pre-read data address */ 2411 2412 /******************* Bit definition for FLASH_PECR register ******************/ 2413 #define FLASH_PECR_PELOCK_Pos (0U) 2414 #define FLASH_PECR_PELOCK_Msk (0x1UL << FLASH_PECR_PELOCK_Pos) /*!< 0x00000001 */ 2415 #define FLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk /*!< FLASH_PECR and Flash data Lock */ 2416 #define FLASH_PECR_PRGLOCK_Pos (1U) 2417 #define FLASH_PECR_PRGLOCK_Msk (0x1UL << FLASH_PECR_PRGLOCK_Pos) /*!< 0x00000002 */ 2418 #define FLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk /*!< Program matrix Lock */ 2419 #define FLASH_PECR_OPTLOCK_Pos (2U) 2420 #define FLASH_PECR_OPTLOCK_Msk (0x1UL << FLASH_PECR_OPTLOCK_Pos) /*!< 0x00000004 */ 2421 #define FLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk /*!< Option byte matrix Lock */ 2422 #define FLASH_PECR_PROG_Pos (3U) 2423 #define FLASH_PECR_PROG_Msk (0x1UL << FLASH_PECR_PROG_Pos) /*!< 0x00000008 */ 2424 #define FLASH_PECR_PROG FLASH_PECR_PROG_Msk /*!< Program matrix selection */ 2425 #define FLASH_PECR_DATA_Pos (4U) 2426 #define FLASH_PECR_DATA_Msk (0x1UL << FLASH_PECR_DATA_Pos) /*!< 0x00000010 */ 2427 #define FLASH_PECR_DATA FLASH_PECR_DATA_Msk /*!< Data matrix selection */ 2428 #define FLASH_PECR_FIX_Pos (8U) 2429 #define FLASH_PECR_FIX_Msk (0x1UL << FLASH_PECR_FIX_Pos) /*!< 0x00000100 */ 2430 #define FLASH_PECR_FIX FLASH_PECR_FIX_Msk /*!< Fixed Time Data write for Word/Half Word/Byte programming */ 2431 #define FLASH_PECR_ERASE_Pos (9U) 2432 #define FLASH_PECR_ERASE_Msk (0x1UL << FLASH_PECR_ERASE_Pos) /*!< 0x00000200 */ 2433 #define FLASH_PECR_ERASE FLASH_PECR_ERASE_Msk /*!< Page erasing mode */ 2434 #define FLASH_PECR_FPRG_Pos (10U) 2435 #define FLASH_PECR_FPRG_Msk (0x1UL << FLASH_PECR_FPRG_Pos) /*!< 0x00000400 */ 2436 #define FLASH_PECR_FPRG FLASH_PECR_FPRG_Msk /*!< Fast Page/Half Page programming mode */ 2437 #define FLASH_PECR_PARALLBANK_Pos (15U) 2438 #define FLASH_PECR_PARALLBANK_Msk (0x1UL << FLASH_PECR_PARALLBANK_Pos) /*!< 0x00008000 */ 2439 #define FLASH_PECR_PARALLBANK FLASH_PECR_PARALLBANK_Msk /*!< Parallel Bank mode */ 2440 #define FLASH_PECR_EOPIE_Pos (16U) 2441 #define FLASH_PECR_EOPIE_Msk (0x1UL << FLASH_PECR_EOPIE_Pos) /*!< 0x00010000 */ 2442 #define FLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk /*!< End of programming interrupt */ 2443 #define FLASH_PECR_ERRIE_Pos (17U) 2444 #define FLASH_PECR_ERRIE_Msk (0x1UL << FLASH_PECR_ERRIE_Pos) /*!< 0x00020000 */ 2445 #define FLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk /*!< Error interrupt */ 2446 #define FLASH_PECR_OBL_LAUNCH_Pos (18U) 2447 #define FLASH_PECR_OBL_LAUNCH_Msk (0x1UL << FLASH_PECR_OBL_LAUNCH_Pos) /*!< 0x00040000 */ 2448 #define FLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk /*!< Launch the option byte loading */ 2449 #define FLASH_PECR_HALF_ARRAY_Pos (19U) 2450 #define FLASH_PECR_HALF_ARRAY_Msk (0x1UL << FLASH_PECR_HALF_ARRAY_Pos) /*!< 0x00080000 */ 2451 #define FLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk /*!< Half array mode */ 2452 #define FLASH_PECR_NZDISABLE_Pos (22U) 2453 #define FLASH_PECR_NZDISABLE_Msk (0x1UL << FLASH_PECR_NZDISABLE_Pos) /*!< 0x00400000 */ 2454 #define FLASH_PECR_NZDISABLE FLASH_PECR_NZDISABLE_Msk /*!< Non-Zero check disable */ 2455 2456 /****************** Bit definition for FLASH_PDKEYR register ******************/ 2457 #define FLASH_PDKEYR_PDKEYR_Pos (0U) 2458 #define FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFUL << FLASH_PDKEYR_PDKEYR_Pos) /*!< 0xFFFFFFFF */ 2459 #define FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 2460 2461 /****************** Bit definition for FLASH_PEKEYR register ******************/ 2462 #define FLASH_PEKEYR_PEKEYR_Pos (0U) 2463 #define FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFUL << FLASH_PEKEYR_PEKEYR_Pos) /*!< 0xFFFFFFFF */ 2464 #define FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 2465 2466 /****************** Bit definition for FLASH_PRGKEYR register ******************/ 2467 #define FLASH_PRGKEYR_PRGKEYR_Pos (0U) 2468 #define FLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFUL << FLASH_PRGKEYR_PRGKEYR_Pos) /*!< 0xFFFFFFFF */ 2469 #define FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk /*!< Program matrix Key */ 2470 2471 /****************** Bit definition for FLASH_OPTKEYR register ******************/ 2472 #define FLASH_OPTKEYR_OPTKEYR_Pos (0U) 2473 #define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */ 2474 #define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option bytes matrix Key */ 2475 2476 /****************** Bit definition for FLASH_SR register *******************/ 2477 #define FLASH_SR_BSY_Pos (0U) 2478 #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00000001 */ 2479 #define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */ 2480 #define FLASH_SR_EOP_Pos (1U) 2481 #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000002 */ 2482 #define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End Of Programming*/ 2483 #define FLASH_SR_HVOFF_Pos (2U) 2484 #define FLASH_SR_HVOFF_Msk (0x1UL << FLASH_SR_HVOFF_Pos) /*!< 0x00000004 */ 2485 #define FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk /*!< End of high voltage */ 2486 #define FLASH_SR_READY_Pos (3U) 2487 #define FLASH_SR_READY_Msk (0x1UL << FLASH_SR_READY_Pos) /*!< 0x00000008 */ 2488 #define FLASH_SR_READY FLASH_SR_READY_Msk /*!< Flash ready after low power mode */ 2489 2490 #define FLASH_SR_WRPERR_Pos (8U) 2491 #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000100 */ 2492 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ 2493 #define FLASH_SR_PGAERR_Pos (9U) 2494 #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000200 */ 2495 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming Alignment Error */ 2496 #define FLASH_SR_SIZERR_Pos (10U) 2497 #define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000400 */ 2498 #define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ 2499 #define FLASH_SR_OPTVERR_Pos (11U) 2500 #define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00000800 */ 2501 #define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option Valid error */ 2502 #define FLASH_SR_RDERR_Pos (13U) 2503 #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00002000 */ 2504 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< Read protected error */ 2505 #define FLASH_SR_NOTZEROERR_Pos (16U) 2506 #define FLASH_SR_NOTZEROERR_Msk (0x1UL << FLASH_SR_NOTZEROERR_Pos) /*!< 0x00010000 */ 2507 #define FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk /*!< Not Zero error */ 2508 #define FLASH_SR_FWWERR_Pos (17U) 2509 #define FLASH_SR_FWWERR_Msk (0x1UL << FLASH_SR_FWWERR_Pos) /*!< 0x00020000 */ 2510 #define FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk /*!< Write/Errase operation aborted */ 2511 2512 /* Legacy defines */ 2513 #define FLASH_SR_FWWER FLASH_SR_FWWERR 2514 #define FLASH_SR_ENHV FLASH_SR_HVOFF 2515 #define FLASH_SR_ENDHV FLASH_SR_HVOFF 2516 2517 /****************** Bit definition for FLASH_OPTR register *******************/ 2518 #define FLASH_OPTR_RDPROT_Pos (0U) 2519 #define FLASH_OPTR_RDPROT_Msk (0xFFUL << FLASH_OPTR_RDPROT_Pos) /*!< 0x000000FF */ 2520 #define FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk /*!< Read Protection */ 2521 #define FLASH_OPTR_WPRMOD_Pos (8U) 2522 #define FLASH_OPTR_WPRMOD_Msk (0x1UL << FLASH_OPTR_WPRMOD_Pos) /*!< 0x00000100 */ 2523 #define FLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk /*!< Selection of protection mode of WPR bits */ 2524 #define FLASH_OPTR_BOR_LEV_Pos (16U) 2525 #define FLASH_OPTR_BOR_LEV_Msk (0xFUL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x000F0000 */ 2526 #define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR_LEV[3:0] Brown Out Reset Threshold Level*/ 2527 #define FLASH_OPTR_IWDG_SW_Pos (20U) 2528 #define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00100000 */ 2529 #define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< IWDG_SW */ 2530 #define FLASH_OPTR_nRST_STOP_Pos (21U) 2531 #define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00200000 */ 2532 #define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< nRST_STOP */ 2533 #define FLASH_OPTR_nRST_STDBY_Pos (22U) 2534 #define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00400000 */ 2535 #define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< nRST_STDBY */ 2536 #define FLASH_OPTR_BFB2_Pos (23U) 2537 #define FLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos) /*!< 0x00800000 */ 2538 #define FLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk /*!< BFB2 */ 2539 #define FLASH_OPTR_USER_Pos (20U) 2540 #define FLASH_OPTR_USER_Msk (0x7UL << FLASH_OPTR_USER_Pos) /*!< 0x00700000 */ 2541 #define FLASH_OPTR_USER FLASH_OPTR_USER_Msk /*!< User Option Bytes */ 2542 #define FLASH_OPTR_BOOT1_Pos (31U) 2543 #define FLASH_OPTR_BOOT1_Msk (0x1UL << FLASH_OPTR_BOOT1_Pos) /*!< 0x80000000 */ 2544 #define FLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk /*!< BOOT1 */ 2545 2546 /****************** Bit definition for FLASH_WRPR register ******************/ 2547 #define FLASH_WRPR_WRP_Pos (0U) 2548 #define FLASH_WRPR_WRP_Msk (0xFFFFUL << FLASH_WRPR_WRP_Pos) /*!< 0x0000FFFF */ 2549 #define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protection bits */ 2550 2551 /******************************************************************************/ 2552 /* */ 2553 /* General Purpose IOs (GPIO) */ 2554 /* */ 2555 /******************************************************************************/ 2556 /******************* Bit definition for GPIO_MODER register *****************/ 2557 #define GPIO_MODER_MODE0_Pos (0U) 2558 #define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ 2559 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk 2560 #define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ 2561 #define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ 2562 #define GPIO_MODER_MODE1_Pos (2U) 2563 #define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ 2564 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk 2565 #define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ 2566 #define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ 2567 #define GPIO_MODER_MODE2_Pos (4U) 2568 #define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ 2569 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk 2570 #define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ 2571 #define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ 2572 #define GPIO_MODER_MODE3_Pos (6U) 2573 #define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ 2574 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk 2575 #define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ 2576 #define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ 2577 #define GPIO_MODER_MODE4_Pos (8U) 2578 #define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ 2579 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk 2580 #define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ 2581 #define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ 2582 #define GPIO_MODER_MODE5_Pos (10U) 2583 #define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ 2584 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk 2585 #define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ 2586 #define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ 2587 #define GPIO_MODER_MODE6_Pos (12U) 2588 #define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ 2589 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk 2590 #define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ 2591 #define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ 2592 #define GPIO_MODER_MODE7_Pos (14U) 2593 #define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ 2594 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk 2595 #define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ 2596 #define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ 2597 #define GPIO_MODER_MODE8_Pos (16U) 2598 #define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ 2599 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk 2600 #define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ 2601 #define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ 2602 #define GPIO_MODER_MODE9_Pos (18U) 2603 #define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ 2604 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk 2605 #define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ 2606 #define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ 2607 #define GPIO_MODER_MODE10_Pos (20U) 2608 #define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ 2609 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk 2610 #define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ 2611 #define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ 2612 #define GPIO_MODER_MODE11_Pos (22U) 2613 #define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ 2614 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk 2615 #define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ 2616 #define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ 2617 #define GPIO_MODER_MODE12_Pos (24U) 2618 #define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ 2619 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk 2620 #define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ 2621 #define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ 2622 #define GPIO_MODER_MODE13_Pos (26U) 2623 #define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ 2624 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk 2625 #define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ 2626 #define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ 2627 #define GPIO_MODER_MODE14_Pos (28U) 2628 #define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ 2629 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk 2630 #define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ 2631 #define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ 2632 #define GPIO_MODER_MODE15_Pos (30U) 2633 #define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ 2634 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk 2635 #define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ 2636 #define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ 2637 2638 /****************** Bit definition for GPIO_OTYPER register *****************/ 2639 #define GPIO_OTYPER_OT_0 (0x00000001U) 2640 #define GPIO_OTYPER_OT_1 (0x00000002U) 2641 #define GPIO_OTYPER_OT_2 (0x00000004U) 2642 #define GPIO_OTYPER_OT_3 (0x00000008U) 2643 #define GPIO_OTYPER_OT_4 (0x00000010U) 2644 #define GPIO_OTYPER_OT_5 (0x00000020U) 2645 #define GPIO_OTYPER_OT_6 (0x00000040U) 2646 #define GPIO_OTYPER_OT_7 (0x00000080U) 2647 #define GPIO_OTYPER_OT_8 (0x00000100U) 2648 #define GPIO_OTYPER_OT_9 (0x00000200U) 2649 #define GPIO_OTYPER_OT_10 (0x00000400U) 2650 #define GPIO_OTYPER_OT_11 (0x00000800U) 2651 #define GPIO_OTYPER_OT_12 (0x00001000U) 2652 #define GPIO_OTYPER_OT_13 (0x00002000U) 2653 #define GPIO_OTYPER_OT_14 (0x00004000U) 2654 #define GPIO_OTYPER_OT_15 (0x00008000U) 2655 2656 /**************** Bit definition for GPIO_OSPEEDR register ******************/ 2657 #define GPIO_OSPEEDER_OSPEED0_Pos (0U) 2658 #define GPIO_OSPEEDER_OSPEED0_Msk (0x3UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000003 */ 2659 #define GPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk 2660 #define GPIO_OSPEEDER_OSPEED0_0 (0x1UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000001 */ 2661 #define GPIO_OSPEEDER_OSPEED0_1 (0x2UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000002 */ 2662 #define GPIO_OSPEEDER_OSPEED1_Pos (2U) 2663 #define GPIO_OSPEEDER_OSPEED1_Msk (0x3UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x0000000C */ 2664 #define GPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk 2665 #define GPIO_OSPEEDER_OSPEED1_0 (0x1UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000004 */ 2666 #define GPIO_OSPEEDER_OSPEED1_1 (0x2UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000008 */ 2667 #define GPIO_OSPEEDER_OSPEED2_Pos (4U) 2668 #define GPIO_OSPEEDER_OSPEED2_Msk (0x3UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000030 */ 2669 #define GPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk 2670 #define GPIO_OSPEEDER_OSPEED2_0 (0x1UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000010 */ 2671 #define GPIO_OSPEEDER_OSPEED2_1 (0x2UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000020 */ 2672 #define GPIO_OSPEEDER_OSPEED3_Pos (6U) 2673 #define GPIO_OSPEEDER_OSPEED3_Msk (0x3UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x000000C0 */ 2674 #define GPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk 2675 #define GPIO_OSPEEDER_OSPEED3_0 (0x1UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000040 */ 2676 #define GPIO_OSPEEDER_OSPEED3_1 (0x2UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000080 */ 2677 #define GPIO_OSPEEDER_OSPEED4_Pos (8U) 2678 #define GPIO_OSPEEDER_OSPEED4_Msk (0x3UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000300 */ 2679 #define GPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk 2680 #define GPIO_OSPEEDER_OSPEED4_0 (0x1UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000100 */ 2681 #define GPIO_OSPEEDER_OSPEED4_1 (0x2UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000200 */ 2682 #define GPIO_OSPEEDER_OSPEED5_Pos (10U) 2683 #define GPIO_OSPEEDER_OSPEED5_Msk (0x3UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000C00 */ 2684 #define GPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk 2685 #define GPIO_OSPEEDER_OSPEED5_0 (0x1UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000400 */ 2686 #define GPIO_OSPEEDER_OSPEED5_1 (0x2UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000800 */ 2687 #define GPIO_OSPEEDER_OSPEED6_Pos (12U) 2688 #define GPIO_OSPEEDER_OSPEED6_Msk (0x3UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00003000 */ 2689 #define GPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk 2690 #define GPIO_OSPEEDER_OSPEED6_0 (0x1UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00001000 */ 2691 #define GPIO_OSPEEDER_OSPEED6_1 (0x2UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00002000 */ 2692 #define GPIO_OSPEEDER_OSPEED7_Pos (14U) 2693 #define GPIO_OSPEEDER_OSPEED7_Msk (0x3UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x0000C000 */ 2694 #define GPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk 2695 #define GPIO_OSPEEDER_OSPEED7_0 (0x1UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00004000 */ 2696 #define GPIO_OSPEEDER_OSPEED7_1 (0x2UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00008000 */ 2697 #define GPIO_OSPEEDER_OSPEED8_Pos (16U) 2698 #define GPIO_OSPEEDER_OSPEED8_Msk (0x3UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00030000 */ 2699 #define GPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk 2700 #define GPIO_OSPEEDER_OSPEED8_0 (0x1UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00010000 */ 2701 #define GPIO_OSPEEDER_OSPEED8_1 (0x2UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00020000 */ 2702 #define GPIO_OSPEEDER_OSPEED9_Pos (18U) 2703 #define GPIO_OSPEEDER_OSPEED9_Msk (0x3UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x000C0000 */ 2704 #define GPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk 2705 #define GPIO_OSPEEDER_OSPEED9_0 (0x1UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00040000 */ 2706 #define GPIO_OSPEEDER_OSPEED9_1 (0x2UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00080000 */ 2707 #define GPIO_OSPEEDER_OSPEED10_Pos (20U) 2708 #define GPIO_OSPEEDER_OSPEED10_Msk (0x3UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00300000 */ 2709 #define GPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk 2710 #define GPIO_OSPEEDER_OSPEED10_0 (0x1UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00100000 */ 2711 #define GPIO_OSPEEDER_OSPEED10_1 (0x2UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00200000 */ 2712 #define GPIO_OSPEEDER_OSPEED11_Pos (22U) 2713 #define GPIO_OSPEEDER_OSPEED11_Msk (0x3UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00C00000 */ 2714 #define GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk 2715 #define GPIO_OSPEEDER_OSPEED11_0 (0x1UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00400000 */ 2716 #define GPIO_OSPEEDER_OSPEED11_1 (0x2UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00800000 */ 2717 #define GPIO_OSPEEDER_OSPEED12_Pos (24U) 2718 #define GPIO_OSPEEDER_OSPEED12_Msk (0x3UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x03000000 */ 2719 #define GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk 2720 #define GPIO_OSPEEDER_OSPEED12_0 (0x1UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x01000000 */ 2721 #define GPIO_OSPEEDER_OSPEED12_1 (0x2UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x02000000 */ 2722 #define GPIO_OSPEEDER_OSPEED13_Pos (26U) 2723 #define GPIO_OSPEEDER_OSPEED13_Msk (0x3UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x0C000000 */ 2724 #define GPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk 2725 #define GPIO_OSPEEDER_OSPEED13_0 (0x1UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x04000000 */ 2726 #define GPIO_OSPEEDER_OSPEED13_1 (0x2UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x08000000 */ 2727 #define GPIO_OSPEEDER_OSPEED14_Pos (28U) 2728 #define GPIO_OSPEEDER_OSPEED14_Msk (0x3UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x30000000 */ 2729 #define GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk 2730 #define GPIO_OSPEEDER_OSPEED14_0 (0x1UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x10000000 */ 2731 #define GPIO_OSPEEDER_OSPEED14_1 (0x2UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x20000000 */ 2732 #define GPIO_OSPEEDER_OSPEED15_Pos (30U) 2733 #define GPIO_OSPEEDER_OSPEED15_Msk (0x3UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0xC0000000 */ 2734 #define GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk 2735 #define GPIO_OSPEEDER_OSPEED15_0 (0x1UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x40000000 */ 2736 #define GPIO_OSPEEDER_OSPEED15_1 (0x2UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x80000000 */ 2737 2738 /******************* Bit definition for GPIO_PUPDR register ******************/ 2739 #define GPIO_PUPDR_PUPD0_Pos (0U) 2740 #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ 2741 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk 2742 #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ 2743 #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ 2744 #define GPIO_PUPDR_PUPD1_Pos (2U) 2745 #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ 2746 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk 2747 #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ 2748 #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ 2749 #define GPIO_PUPDR_PUPD2_Pos (4U) 2750 #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ 2751 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk 2752 #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ 2753 #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ 2754 #define GPIO_PUPDR_PUPD3_Pos (6U) 2755 #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ 2756 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk 2757 #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ 2758 #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ 2759 #define GPIO_PUPDR_PUPD4_Pos (8U) 2760 #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ 2761 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk 2762 #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ 2763 #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ 2764 #define GPIO_PUPDR_PUPD5_Pos (10U) 2765 #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ 2766 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk 2767 #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ 2768 #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ 2769 #define GPIO_PUPDR_PUPD6_Pos (12U) 2770 #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ 2771 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk 2772 #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ 2773 #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ 2774 #define GPIO_PUPDR_PUPD7_Pos (14U) 2775 #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ 2776 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk 2777 #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ 2778 #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ 2779 #define GPIO_PUPDR_PUPD8_Pos (16U) 2780 #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ 2781 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk 2782 #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ 2783 #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ 2784 #define GPIO_PUPDR_PUPD9_Pos (18U) 2785 #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ 2786 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk 2787 #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ 2788 #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ 2789 #define GPIO_PUPDR_PUPD10_Pos (20U) 2790 #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ 2791 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk 2792 #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ 2793 #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ 2794 #define GPIO_PUPDR_PUPD11_Pos (22U) 2795 #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ 2796 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk 2797 #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ 2798 #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ 2799 #define GPIO_PUPDR_PUPD12_Pos (24U) 2800 #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ 2801 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk 2802 #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ 2803 #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ 2804 #define GPIO_PUPDR_PUPD13_Pos (26U) 2805 #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ 2806 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk 2807 #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ 2808 #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ 2809 #define GPIO_PUPDR_PUPD14_Pos (28U) 2810 #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ 2811 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk 2812 #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ 2813 #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ 2814 #define GPIO_PUPDR_PUPD15_Pos (30U) 2815 #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ 2816 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk 2817 #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ 2818 #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ 2819 2820 /******************* Bit definition for GPIO_IDR register *******************/ 2821 #define GPIO_IDR_ID0_Pos (0U) 2822 #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ 2823 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk 2824 #define GPIO_IDR_ID1_Pos (1U) 2825 #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ 2826 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk 2827 #define GPIO_IDR_ID2_Pos (2U) 2828 #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ 2829 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk 2830 #define GPIO_IDR_ID3_Pos (3U) 2831 #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ 2832 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk 2833 #define GPIO_IDR_ID4_Pos (4U) 2834 #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ 2835 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk 2836 #define GPIO_IDR_ID5_Pos (5U) 2837 #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ 2838 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk 2839 #define GPIO_IDR_ID6_Pos (6U) 2840 #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ 2841 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk 2842 #define GPIO_IDR_ID7_Pos (7U) 2843 #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ 2844 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk 2845 #define GPIO_IDR_ID8_Pos (8U) 2846 #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ 2847 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk 2848 #define GPIO_IDR_ID9_Pos (9U) 2849 #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ 2850 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk 2851 #define GPIO_IDR_ID10_Pos (10U) 2852 #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ 2853 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk 2854 #define GPIO_IDR_ID11_Pos (11U) 2855 #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ 2856 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk 2857 #define GPIO_IDR_ID12_Pos (12U) 2858 #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ 2859 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk 2860 #define GPIO_IDR_ID13_Pos (13U) 2861 #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ 2862 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk 2863 #define GPIO_IDR_ID14_Pos (14U) 2864 #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ 2865 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk 2866 #define GPIO_IDR_ID15_Pos (15U) 2867 #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ 2868 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk 2869 2870 /****************** Bit definition for GPIO_ODR register ********************/ 2871 #define GPIO_ODR_OD0_Pos (0U) 2872 #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ 2873 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk 2874 #define GPIO_ODR_OD1_Pos (1U) 2875 #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ 2876 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk 2877 #define GPIO_ODR_OD2_Pos (2U) 2878 #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ 2879 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk 2880 #define GPIO_ODR_OD3_Pos (3U) 2881 #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ 2882 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk 2883 #define GPIO_ODR_OD4_Pos (4U) 2884 #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ 2885 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk 2886 #define GPIO_ODR_OD5_Pos (5U) 2887 #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ 2888 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk 2889 #define GPIO_ODR_OD6_Pos (6U) 2890 #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ 2891 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk 2892 #define GPIO_ODR_OD7_Pos (7U) 2893 #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ 2894 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk 2895 #define GPIO_ODR_OD8_Pos (8U) 2896 #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ 2897 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk 2898 #define GPIO_ODR_OD9_Pos (9U) 2899 #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ 2900 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk 2901 #define GPIO_ODR_OD10_Pos (10U) 2902 #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ 2903 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk 2904 #define GPIO_ODR_OD11_Pos (11U) 2905 #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ 2906 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk 2907 #define GPIO_ODR_OD12_Pos (12U) 2908 #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ 2909 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk 2910 #define GPIO_ODR_OD13_Pos (13U) 2911 #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ 2912 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk 2913 #define GPIO_ODR_OD14_Pos (14U) 2914 #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ 2915 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk 2916 #define GPIO_ODR_OD15_Pos (15U) 2917 #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ 2918 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk 2919 2920 /****************** Bit definition for GPIO_BSRR register ********************/ 2921 #define GPIO_BSRR_BS_0 (0x00000001U) 2922 #define GPIO_BSRR_BS_1 (0x00000002U) 2923 #define GPIO_BSRR_BS_2 (0x00000004U) 2924 #define GPIO_BSRR_BS_3 (0x00000008U) 2925 #define GPIO_BSRR_BS_4 (0x00000010U) 2926 #define GPIO_BSRR_BS_5 (0x00000020U) 2927 #define GPIO_BSRR_BS_6 (0x00000040U) 2928 #define GPIO_BSRR_BS_7 (0x00000080U) 2929 #define GPIO_BSRR_BS_8 (0x00000100U) 2930 #define GPIO_BSRR_BS_9 (0x00000200U) 2931 #define GPIO_BSRR_BS_10 (0x00000400U) 2932 #define GPIO_BSRR_BS_11 (0x00000800U) 2933 #define GPIO_BSRR_BS_12 (0x00001000U) 2934 #define GPIO_BSRR_BS_13 (0x00002000U) 2935 #define GPIO_BSRR_BS_14 (0x00004000U) 2936 #define GPIO_BSRR_BS_15 (0x00008000U) 2937 #define GPIO_BSRR_BR_0 (0x00010000U) 2938 #define GPIO_BSRR_BR_1 (0x00020000U) 2939 #define GPIO_BSRR_BR_2 (0x00040000U) 2940 #define GPIO_BSRR_BR_3 (0x00080000U) 2941 #define GPIO_BSRR_BR_4 (0x00100000U) 2942 #define GPIO_BSRR_BR_5 (0x00200000U) 2943 #define GPIO_BSRR_BR_6 (0x00400000U) 2944 #define GPIO_BSRR_BR_7 (0x00800000U) 2945 #define GPIO_BSRR_BR_8 (0x01000000U) 2946 #define GPIO_BSRR_BR_9 (0x02000000U) 2947 #define GPIO_BSRR_BR_10 (0x04000000U) 2948 #define GPIO_BSRR_BR_11 (0x08000000U) 2949 #define GPIO_BSRR_BR_12 (0x10000000U) 2950 #define GPIO_BSRR_BR_13 (0x20000000U) 2951 #define GPIO_BSRR_BR_14 (0x40000000U) 2952 #define GPIO_BSRR_BR_15 (0x80000000U) 2953 2954 /****************** Bit definition for GPIO_LCKR register ********************/ 2955 #define GPIO_LCKR_LCK0_Pos (0U) 2956 #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ 2957 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk 2958 #define GPIO_LCKR_LCK1_Pos (1U) 2959 #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ 2960 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk 2961 #define GPIO_LCKR_LCK2_Pos (2U) 2962 #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ 2963 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk 2964 #define GPIO_LCKR_LCK3_Pos (3U) 2965 #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ 2966 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk 2967 #define GPIO_LCKR_LCK4_Pos (4U) 2968 #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ 2969 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk 2970 #define GPIO_LCKR_LCK5_Pos (5U) 2971 #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ 2972 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk 2973 #define GPIO_LCKR_LCK6_Pos (6U) 2974 #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ 2975 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk 2976 #define GPIO_LCKR_LCK7_Pos (7U) 2977 #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ 2978 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk 2979 #define GPIO_LCKR_LCK8_Pos (8U) 2980 #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ 2981 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk 2982 #define GPIO_LCKR_LCK9_Pos (9U) 2983 #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ 2984 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk 2985 #define GPIO_LCKR_LCK10_Pos (10U) 2986 #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ 2987 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk 2988 #define GPIO_LCKR_LCK11_Pos (11U) 2989 #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ 2990 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk 2991 #define GPIO_LCKR_LCK12_Pos (12U) 2992 #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ 2993 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk 2994 #define GPIO_LCKR_LCK13_Pos (13U) 2995 #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ 2996 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk 2997 #define GPIO_LCKR_LCK14_Pos (14U) 2998 #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ 2999 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk 3000 #define GPIO_LCKR_LCK15_Pos (15U) 3001 #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ 3002 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk 3003 #define GPIO_LCKR_LCKK_Pos (16U) 3004 #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ 3005 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk 3006 3007 /****************** Bit definition for GPIO_AFRL register ********************/ 3008 #define GPIO_AFRL_AFSEL0_Pos (0U) 3009 #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ 3010 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk 3011 #define GPIO_AFRL_AFSEL1_Pos (4U) 3012 #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ 3013 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk 3014 #define GPIO_AFRL_AFSEL2_Pos (8U) 3015 #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ 3016 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk 3017 #define GPIO_AFRL_AFSEL3_Pos (12U) 3018 #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ 3019 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk 3020 #define GPIO_AFRL_AFSEL4_Pos (16U) 3021 #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ 3022 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk 3023 #define GPIO_AFRL_AFSEL5_Pos (20U) 3024 #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ 3025 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk 3026 #define GPIO_AFRL_AFSEL6_Pos (24U) 3027 #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ 3028 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk 3029 #define GPIO_AFRL_AFSEL7_Pos (28U) 3030 #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ 3031 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk 3032 3033 /****************** Bit definition for GPIO_AFRH register ********************/ 3034 #define GPIO_AFRH_AFSEL8_Pos (0U) 3035 #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ 3036 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk 3037 #define GPIO_AFRH_AFSEL9_Pos (4U) 3038 #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ 3039 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk 3040 #define GPIO_AFRH_AFSEL10_Pos (8U) 3041 #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ 3042 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk 3043 #define GPIO_AFRH_AFSEL11_Pos (12U) 3044 #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ 3045 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk 3046 #define GPIO_AFRH_AFSEL12_Pos (16U) 3047 #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ 3048 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk 3049 #define GPIO_AFRH_AFSEL13_Pos (20U) 3050 #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ 3051 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk 3052 #define GPIO_AFRH_AFSEL14_Pos (24U) 3053 #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ 3054 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk 3055 #define GPIO_AFRH_AFSEL15_Pos (28U) 3056 #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ 3057 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk 3058 3059 /****************** Bit definition for GPIO_BRR register *********************/ 3060 #define GPIO_BRR_BR_0 (0x00000001U) 3061 #define GPIO_BRR_BR_1 (0x00000002U) 3062 #define GPIO_BRR_BR_2 (0x00000004U) 3063 #define GPIO_BRR_BR_3 (0x00000008U) 3064 #define GPIO_BRR_BR_4 (0x00000010U) 3065 #define GPIO_BRR_BR_5 (0x00000020U) 3066 #define GPIO_BRR_BR_6 (0x00000040U) 3067 #define GPIO_BRR_BR_7 (0x00000080U) 3068 #define GPIO_BRR_BR_8 (0x00000100U) 3069 #define GPIO_BRR_BR_9 (0x00000200U) 3070 #define GPIO_BRR_BR_10 (0x00000400U) 3071 #define GPIO_BRR_BR_11 (0x00000800U) 3072 #define GPIO_BRR_BR_12 (0x00001000U) 3073 #define GPIO_BRR_BR_13 (0x00002000U) 3074 #define GPIO_BRR_BR_14 (0x00004000U) 3075 #define GPIO_BRR_BR_15 (0x00008000U) 3076 3077 /******************************************************************************/ 3078 /* */ 3079 /* Inter-integrated Circuit Interface (I2C) */ 3080 /* */ 3081 /******************************************************************************/ 3082 3083 /******************* Bit definition for I2C_CR1 register *******************/ 3084 #define I2C_CR1_PE_Pos (0U) 3085 #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ 3086 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ 3087 #define I2C_CR1_TXIE_Pos (1U) 3088 #define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ 3089 #define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ 3090 #define I2C_CR1_RXIE_Pos (2U) 3091 #define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ 3092 #define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ 3093 #define I2C_CR1_ADDRIE_Pos (3U) 3094 #define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ 3095 #define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ 3096 #define I2C_CR1_NACKIE_Pos (4U) 3097 #define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ 3098 #define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ 3099 #define I2C_CR1_STOPIE_Pos (5U) 3100 #define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ 3101 #define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ 3102 #define I2C_CR1_TCIE_Pos (6U) 3103 #define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ 3104 #define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ 3105 #define I2C_CR1_ERRIE_Pos (7U) 3106 #define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ 3107 #define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ 3108 #define I2C_CR1_DNF_Pos (8U) 3109 #define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ 3110 #define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ 3111 #define I2C_CR1_ANFOFF_Pos (12U) 3112 #define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ 3113 #define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ 3114 #define I2C_CR1_TXDMAEN_Pos (14U) 3115 #define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ 3116 #define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ 3117 #define I2C_CR1_RXDMAEN_Pos (15U) 3118 #define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ 3119 #define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ 3120 #define I2C_CR1_SBC_Pos (16U) 3121 #define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ 3122 #define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ 3123 #define I2C_CR1_NOSTRETCH_Pos (17U) 3124 #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ 3125 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ 3126 #define I2C_CR1_WUPEN_Pos (18U) 3127 #define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ 3128 #define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ 3129 #define I2C_CR1_GCEN_Pos (19U) 3130 #define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ 3131 #define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ 3132 #define I2C_CR1_SMBHEN_Pos (20U) 3133 #define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ 3134 #define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ 3135 #define I2C_CR1_SMBDEN_Pos (21U) 3136 #define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ 3137 #define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ 3138 #define I2C_CR1_ALERTEN_Pos (22U) 3139 #define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ 3140 #define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ 3141 #define I2C_CR1_PECEN_Pos (23U) 3142 #define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ 3143 #define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ 3144 3145 /****************** Bit definition for I2C_CR2 register ********************/ 3146 #define I2C_CR2_SADD_Pos (0U) 3147 #define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ 3148 #define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ 3149 #define I2C_CR2_RD_WRN_Pos (10U) 3150 #define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ 3151 #define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ 3152 #define I2C_CR2_ADD10_Pos (11U) 3153 #define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ 3154 #define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ 3155 #define I2C_CR2_HEAD10R_Pos (12U) 3156 #define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ 3157 #define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ 3158 #define I2C_CR2_START_Pos (13U) 3159 #define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ 3160 #define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ 3161 #define I2C_CR2_STOP_Pos (14U) 3162 #define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ 3163 #define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ 3164 #define I2C_CR2_NACK_Pos (15U) 3165 #define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ 3166 #define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ 3167 #define I2C_CR2_NBYTES_Pos (16U) 3168 #define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ 3169 #define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ 3170 #define I2C_CR2_RELOAD_Pos (24U) 3171 #define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ 3172 #define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ 3173 #define I2C_CR2_AUTOEND_Pos (25U) 3174 #define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ 3175 #define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ 3176 #define I2C_CR2_PECBYTE_Pos (26U) 3177 #define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ 3178 #define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ 3179 3180 /******************* Bit definition for I2C_OAR1 register ******************/ 3181 #define I2C_OAR1_OA1_Pos (0U) 3182 #define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ 3183 #define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ 3184 #define I2C_OAR1_OA1MODE_Pos (10U) 3185 #define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ 3186 #define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ 3187 #define I2C_OAR1_OA1EN_Pos (15U) 3188 #define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ 3189 #define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ 3190 3191 /******************* Bit definition for I2C_OAR2 register ******************/ 3192 #define I2C_OAR2_OA2_Pos (1U) 3193 #define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ 3194 #define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ 3195 #define I2C_OAR2_OA2MSK_Pos (8U) 3196 #define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ 3197 #define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ 3198 #define I2C_OAR2_OA2NOMASK (0x00000000U) /*!< No mask */ 3199 #define I2C_OAR2_OA2MASK01_Pos (8U) 3200 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ 3201 #define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ 3202 #define I2C_OAR2_OA2MASK02_Pos (9U) 3203 #define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ 3204 #define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ 3205 #define I2C_OAR2_OA2MASK03_Pos (8U) 3206 #define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ 3207 #define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ 3208 #define I2C_OAR2_OA2MASK04_Pos (10U) 3209 #define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ 3210 #define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ 3211 #define I2C_OAR2_OA2MASK05_Pos (8U) 3212 #define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ 3213 #define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ 3214 #define I2C_OAR2_OA2MASK06_Pos (9U) 3215 #define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ 3216 #define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ 3217 #define I2C_OAR2_OA2MASK07_Pos (8U) 3218 #define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ 3219 #define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ 3220 #define I2C_OAR2_OA2EN_Pos (15U) 3221 #define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ 3222 #define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ 3223 3224 /******************* Bit definition for I2C_TIMINGR register *******************/ 3225 #define I2C_TIMINGR_SCLL_Pos (0U) 3226 #define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ 3227 #define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ 3228 #define I2C_TIMINGR_SCLH_Pos (8U) 3229 #define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ 3230 #define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ 3231 #define I2C_TIMINGR_SDADEL_Pos (16U) 3232 #define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ 3233 #define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ 3234 #define I2C_TIMINGR_SCLDEL_Pos (20U) 3235 #define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ 3236 #define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ 3237 #define I2C_TIMINGR_PRESC_Pos (28U) 3238 #define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ 3239 #define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ 3240 3241 /******************* Bit definition for I2C_TIMEOUTR register *******************/ 3242 #define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) 3243 #define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ 3244 #define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ 3245 #define I2C_TIMEOUTR_TIDLE_Pos (12U) 3246 #define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ 3247 #define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ 3248 #define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) 3249 #define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ 3250 #define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ 3251 #define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) 3252 #define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ 3253 #define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ 3254 #define I2C_TIMEOUTR_TEXTEN_Pos (31U) 3255 #define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ 3256 #define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ 3257 3258 /****************** Bit definition for I2C_ISR register *********************/ 3259 #define I2C_ISR_TXE_Pos (0U) 3260 #define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ 3261 #define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ 3262 #define I2C_ISR_TXIS_Pos (1U) 3263 #define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ 3264 #define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ 3265 #define I2C_ISR_RXNE_Pos (2U) 3266 #define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ 3267 #define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ 3268 #define I2C_ISR_ADDR_Pos (3U) 3269 #define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ 3270 #define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ 3271 #define I2C_ISR_NACKF_Pos (4U) 3272 #define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ 3273 #define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ 3274 #define I2C_ISR_STOPF_Pos (5U) 3275 #define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ 3276 #define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ 3277 #define I2C_ISR_TC_Pos (6U) 3278 #define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ 3279 #define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ 3280 #define I2C_ISR_TCR_Pos (7U) 3281 #define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ 3282 #define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ 3283 #define I2C_ISR_BERR_Pos (8U) 3284 #define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ 3285 #define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ 3286 #define I2C_ISR_ARLO_Pos (9U) 3287 #define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ 3288 #define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ 3289 #define I2C_ISR_OVR_Pos (10U) 3290 #define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ 3291 #define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ 3292 #define I2C_ISR_PECERR_Pos (11U) 3293 #define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ 3294 #define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ 3295 #define I2C_ISR_TIMEOUT_Pos (12U) 3296 #define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ 3297 #define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ 3298 #define I2C_ISR_ALERT_Pos (13U) 3299 #define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ 3300 #define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ 3301 #define I2C_ISR_BUSY_Pos (15U) 3302 #define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ 3303 #define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ 3304 #define I2C_ISR_DIR_Pos (16U) 3305 #define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ 3306 #define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ 3307 #define I2C_ISR_ADDCODE_Pos (17U) 3308 #define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ 3309 #define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ 3310 3311 /****************** Bit definition for I2C_ICR register *********************/ 3312 #define I2C_ICR_ADDRCF_Pos (3U) 3313 #define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ 3314 #define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ 3315 #define I2C_ICR_NACKCF_Pos (4U) 3316 #define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ 3317 #define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ 3318 #define I2C_ICR_STOPCF_Pos (5U) 3319 #define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ 3320 #define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ 3321 #define I2C_ICR_BERRCF_Pos (8U) 3322 #define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ 3323 #define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ 3324 #define I2C_ICR_ARLOCF_Pos (9U) 3325 #define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ 3326 #define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ 3327 #define I2C_ICR_OVRCF_Pos (10U) 3328 #define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ 3329 #define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ 3330 #define I2C_ICR_PECCF_Pos (11U) 3331 #define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ 3332 #define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ 3333 #define I2C_ICR_TIMOUTCF_Pos (12U) 3334 #define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ 3335 #define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ 3336 #define I2C_ICR_ALERTCF_Pos (13U) 3337 #define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ 3338 #define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ 3339 3340 /****************** Bit definition for I2C_PECR register *********************/ 3341 #define I2C_PECR_PEC_Pos (0U) 3342 #define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ 3343 #define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ 3344 3345 /****************** Bit definition for I2C_RXDR register *********************/ 3346 #define I2C_RXDR_RXDATA_Pos (0U) 3347 #define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ 3348 #define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ 3349 3350 /****************** Bit definition for I2C_TXDR register *********************/ 3351 #define I2C_TXDR_TXDATA_Pos (0U) 3352 #define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ 3353 #define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ 3354 3355 /******************************************************************************/ 3356 /* */ 3357 /* Independent WATCHDOG (IWDG) */ 3358 /* */ 3359 /******************************************************************************/ 3360 /******************* Bit definition for IWDG_KR register ********************/ 3361 #define IWDG_KR_KEY_Pos (0U) 3362 #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ 3363 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */ 3364 3365 /******************* Bit definition for IWDG_PR register ********************/ 3366 #define IWDG_PR_PR_Pos (0U) 3367 #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */ 3368 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */ 3369 #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x00000001 */ 3370 #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x00000002 */ 3371 #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x00000004 */ 3372 3373 /******************* Bit definition for IWDG_RLR register *******************/ 3374 #define IWDG_RLR_RL_Pos (0U) 3375 #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */ 3376 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */ 3377 3378 /******************* Bit definition for IWDG_SR register ********************/ 3379 #define IWDG_SR_PVU_Pos (0U) 3380 #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */ 3381 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */ 3382 #define IWDG_SR_RVU_Pos (1U) 3383 #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */ 3384 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */ 3385 #define IWDG_SR_WVU_Pos (2U) 3386 #define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) /*!< 0x00000004 */ 3387 #define IWDG_SR_WVU IWDG_SR_WVU_Msk /*!< Watchdog counter window value update */ 3388 3389 /******************* Bit definition for IWDG_KR register ********************/ 3390 #define IWDG_WINR_WIN_Pos (0U) 3391 #define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) /*!< 0x00000FFF */ 3392 #define IWDG_WINR_WIN IWDG_WINR_WIN_Msk /*!< Watchdog counter window value */ 3393 3394 /******************************************************************************/ 3395 /* */ 3396 /* LCD Controller (LCD) */ 3397 /* */ 3398 /******************************************************************************/ 3399 3400 /******************* Bit definition for LCD_CR register *********************/ 3401 #define LCD_CR_LCDEN_Pos (0U) 3402 #define LCD_CR_LCDEN_Msk (0x1UL << LCD_CR_LCDEN_Pos) /*!< 0x00000001 */ 3403 #define LCD_CR_LCDEN LCD_CR_LCDEN_Msk /*!< LCD Enable Bit */ 3404 #define LCD_CR_VSEL_Pos (1U) 3405 #define LCD_CR_VSEL_Msk (0x1UL << LCD_CR_VSEL_Pos) /*!< 0x00000002 */ 3406 #define LCD_CR_VSEL LCD_CR_VSEL_Msk /*!< Voltage source selector Bit */ 3407 3408 #define LCD_CR_DUTY_Pos (2U) 3409 #define LCD_CR_DUTY_Msk (0x7UL << LCD_CR_DUTY_Pos) /*!< 0x0000001C */ 3410 #define LCD_CR_DUTY LCD_CR_DUTY_Msk /*!< DUTY[2:0] bits (Duty selector) */ 3411 #define LCD_CR_DUTY_0 (0x1UL << LCD_CR_DUTY_Pos) /*!< 0x00000004 */ 3412 #define LCD_CR_DUTY_1 (0x2UL << LCD_CR_DUTY_Pos) /*!< 0x00000008 */ 3413 #define LCD_CR_DUTY_2 (0x4UL << LCD_CR_DUTY_Pos) /*!< 0x00000010 */ 3414 3415 #define LCD_CR_BIAS_Pos (5U) 3416 #define LCD_CR_BIAS_Msk (0x3UL << LCD_CR_BIAS_Pos) /*!< 0x00000060 */ 3417 #define LCD_CR_BIAS LCD_CR_BIAS_Msk /*!< BIAS[1:0] bits (Bias selector) */ 3418 #define LCD_CR_BIAS_0 (0x1UL << LCD_CR_BIAS_Pos) /*!< 0x00000020 */ 3419 #define LCD_CR_BIAS_1 (0x2UL << LCD_CR_BIAS_Pos) /*!< 0x00000040 */ 3420 3421 #define LCD_CR_MUX_SEG_Pos (7U) 3422 #define LCD_CR_MUX_SEG_Msk (0x1UL << LCD_CR_MUX_SEG_Pos) /*!< 0x00000080 */ 3423 #define LCD_CR_MUX_SEG LCD_CR_MUX_SEG_Msk /*!< Mux Segment Enable Bit */ 3424 3425 #define LCD_CR_BUFEN_Pos (8U) 3426 #define LCD_CR_BUFEN_Msk (0x1UL << LCD_CR_BUFEN_Pos) /*!< 0x00000100 */ 3427 #define LCD_CR_BUFEN LCD_CR_BUFEN_Msk /*!< Voltage output buffer enable Bit */ 3428 3429 /******************* Bit definition for LCD_FCR register ********************/ 3430 #define LCD_FCR_HD_Pos (0U) 3431 #define LCD_FCR_HD_Msk (0x1UL << LCD_FCR_HD_Pos) /*!< 0x00000001 */ 3432 #define LCD_FCR_HD LCD_FCR_HD_Msk /*!< High Drive Enable Bit */ 3433 #define LCD_FCR_SOFIE_Pos (1U) 3434 #define LCD_FCR_SOFIE_Msk (0x1UL << LCD_FCR_SOFIE_Pos) /*!< 0x00000002 */ 3435 #define LCD_FCR_SOFIE LCD_FCR_SOFIE_Msk /*!< Start of Frame Interrupt Enable Bit */ 3436 #define LCD_FCR_UDDIE_Pos (3U) 3437 #define LCD_FCR_UDDIE_Msk (0x1UL << LCD_FCR_UDDIE_Pos) /*!< 0x00000008 */ 3438 #define LCD_FCR_UDDIE LCD_FCR_UDDIE_Msk /*!< Update Display Done Interrupt Enable Bit */ 3439 3440 #define LCD_FCR_PON_Pos (4U) 3441 #define LCD_FCR_PON_Msk (0x7UL << LCD_FCR_PON_Pos) /*!< 0x00000070 */ 3442 #define LCD_FCR_PON LCD_FCR_PON_Msk /*!< PON[2:0] bits (Pulse ON Duration) */ 3443 #define LCD_FCR_PON_0 (0x1UL << LCD_FCR_PON_Pos) /*!< 0x00000010 */ 3444 #define LCD_FCR_PON_1 (0x2UL << LCD_FCR_PON_Pos) /*!< 0x00000020 */ 3445 #define LCD_FCR_PON_2 (0x4UL << LCD_FCR_PON_Pos) /*!< 0x00000040 */ 3446 3447 #define LCD_FCR_DEAD_Pos (7U) 3448 #define LCD_FCR_DEAD_Msk (0x7UL << LCD_FCR_DEAD_Pos) /*!< 0x00000380 */ 3449 #define LCD_FCR_DEAD LCD_FCR_DEAD_Msk /*!< DEAD[2:0] bits (DEAD Time) */ 3450 #define LCD_FCR_DEAD_0 (0x1UL << LCD_FCR_DEAD_Pos) /*!< 0x00000080 */ 3451 #define LCD_FCR_DEAD_1 (0x2UL << LCD_FCR_DEAD_Pos) /*!< 0x00000100 */ 3452 #define LCD_FCR_DEAD_2 (0x4UL << LCD_FCR_DEAD_Pos) /*!< 0x00000200 */ 3453 3454 #define LCD_FCR_CC_Pos (10U) 3455 #define LCD_FCR_CC_Msk (0x7UL << LCD_FCR_CC_Pos) /*!< 0x00001C00 */ 3456 #define LCD_FCR_CC LCD_FCR_CC_Msk /*!< CC[2:0] bits (Contrast Control) */ 3457 #define LCD_FCR_CC_0 (0x1UL << LCD_FCR_CC_Pos) /*!< 0x00000400 */ 3458 #define LCD_FCR_CC_1 (0x2UL << LCD_FCR_CC_Pos) /*!< 0x00000800 */ 3459 #define LCD_FCR_CC_2 (0x4UL << LCD_FCR_CC_Pos) /*!< 0x00001000 */ 3460 3461 #define LCD_FCR_BLINKF_Pos (13U) 3462 #define LCD_FCR_BLINKF_Msk (0x7UL << LCD_FCR_BLINKF_Pos) /*!< 0x0000E000 */ 3463 #define LCD_FCR_BLINKF LCD_FCR_BLINKF_Msk /*!< BLINKF[2:0] bits (Blink Frequency) */ 3464 #define LCD_FCR_BLINKF_0 (0x1UL << LCD_FCR_BLINKF_Pos) /*!< 0x00002000 */ 3465 #define LCD_FCR_BLINKF_1 (0x2UL << LCD_FCR_BLINKF_Pos) /*!< 0x00004000 */ 3466 #define LCD_FCR_BLINKF_2 (0x4UL << LCD_FCR_BLINKF_Pos) /*!< 0x00008000 */ 3467 3468 #define LCD_FCR_BLINK_Pos (16U) 3469 #define LCD_FCR_BLINK_Msk (0x3UL << LCD_FCR_BLINK_Pos) /*!< 0x00030000 */ 3470 #define LCD_FCR_BLINK LCD_FCR_BLINK_Msk /*!< BLINK[1:0] bits (Blink Enable) */ 3471 #define LCD_FCR_BLINK_0 (0x1UL << LCD_FCR_BLINK_Pos) /*!< 0x00010000 */ 3472 #define LCD_FCR_BLINK_1 (0x2UL << LCD_FCR_BLINK_Pos) /*!< 0x00020000 */ 3473 3474 #define LCD_FCR_DIV_Pos (18U) 3475 #define LCD_FCR_DIV_Msk (0xFUL << LCD_FCR_DIV_Pos) /*!< 0x003C0000 */ 3476 #define LCD_FCR_DIV LCD_FCR_DIV_Msk /*!< DIV[3:0] bits (Divider) */ 3477 #define LCD_FCR_PS_Pos (22U) 3478 #define LCD_FCR_PS_Msk (0xFUL << LCD_FCR_PS_Pos) /*!< 0x03C00000 */ 3479 #define LCD_FCR_PS LCD_FCR_PS_Msk /*!< PS[3:0] bits (Prescaler) */ 3480 3481 /******************* Bit definition for LCD_SR register *********************/ 3482 #define LCD_SR_ENS_Pos (0U) 3483 #define LCD_SR_ENS_Msk (0x1UL << LCD_SR_ENS_Pos) /*!< 0x00000001 */ 3484 #define LCD_SR_ENS LCD_SR_ENS_Msk /*!< LCD Enabled Bit */ 3485 #define LCD_SR_SOF_Pos (1U) 3486 #define LCD_SR_SOF_Msk (0x1UL << LCD_SR_SOF_Pos) /*!< 0x00000002 */ 3487 #define LCD_SR_SOF LCD_SR_SOF_Msk /*!< Start Of Frame Flag Bit */ 3488 #define LCD_SR_UDR_Pos (2U) 3489 #define LCD_SR_UDR_Msk (0x1UL << LCD_SR_UDR_Pos) /*!< 0x00000004 */ 3490 #define LCD_SR_UDR LCD_SR_UDR_Msk /*!< Update Display Request Bit */ 3491 #define LCD_SR_UDD_Pos (3U) 3492 #define LCD_SR_UDD_Msk (0x1UL << LCD_SR_UDD_Pos) /*!< 0x00000008 */ 3493 #define LCD_SR_UDD LCD_SR_UDD_Msk /*!< Update Display Done Flag Bit */ 3494 #define LCD_SR_RDY_Pos (4U) 3495 #define LCD_SR_RDY_Msk (0x1UL << LCD_SR_RDY_Pos) /*!< 0x00000010 */ 3496 #define LCD_SR_RDY LCD_SR_RDY_Msk /*!< Ready Flag Bit */ 3497 #define LCD_SR_FCRSR_Pos (5U) 3498 #define LCD_SR_FCRSR_Msk (0x1UL << LCD_SR_FCRSR_Pos) /*!< 0x00000020 */ 3499 #define LCD_SR_FCRSR LCD_SR_FCRSR_Msk /*!< LCD FCR Register Synchronization Flag Bit */ 3500 3501 /******************* Bit definition for LCD_CLR register ********************/ 3502 #define LCD_CLR_SOFC_Pos (1U) 3503 #define LCD_CLR_SOFC_Msk (0x1UL << LCD_CLR_SOFC_Pos) /*!< 0x00000002 */ 3504 #define LCD_CLR_SOFC LCD_CLR_SOFC_Msk /*!< Start Of Frame Flag Clear Bit */ 3505 #define LCD_CLR_UDDC_Pos (3U) 3506 #define LCD_CLR_UDDC_Msk (0x1UL << LCD_CLR_UDDC_Pos) /*!< 0x00000008 */ 3507 #define LCD_CLR_UDDC LCD_CLR_UDDC_Msk /*!< Update Display Done Flag Clear Bit */ 3508 3509 /******************* Bit definition for LCD_RAM register ********************/ 3510 #define LCD_RAM_SEGMENT_DATA_Pos (0U) 3511 #define LCD_RAM_SEGMENT_DATA_Msk (0xFFFFFFFFUL << LCD_RAM_SEGMENT_DATA_Pos) /*!< 0xFFFFFFFF */ 3512 #define LCD_RAM_SEGMENT_DATA LCD_RAM_SEGMENT_DATA_Msk /*!< Segment Data Bits */ 3513 3514 /******************************************************************************/ 3515 /* */ 3516 /* Low Power Timer (LPTTIM) */ 3517 /* */ 3518 /******************************************************************************/ 3519 /****************** Bit definition for LPTIM_ISR register *******************/ 3520 #define LPTIM_ISR_CMPM_Pos (0U) 3521 #define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */ 3522 #define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */ 3523 #define LPTIM_ISR_ARRM_Pos (1U) 3524 #define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */ 3525 #define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */ 3526 #define LPTIM_ISR_EXTTRIG_Pos (2U) 3527 #define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */ 3528 #define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */ 3529 #define LPTIM_ISR_CMPOK_Pos (3U) 3530 #define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */ 3531 #define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */ 3532 #define LPTIM_ISR_ARROK_Pos (4U) 3533 #define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */ 3534 #define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */ 3535 #define LPTIM_ISR_UP_Pos (5U) 3536 #define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */ 3537 #define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */ 3538 #define LPTIM_ISR_DOWN_Pos (6U) 3539 #define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */ 3540 #define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */ 3541 3542 /****************** Bit definition for LPTIM_ICR register *******************/ 3543 #define LPTIM_ICR_CMPMCF_Pos (0U) 3544 #define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */ 3545 #define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */ 3546 #define LPTIM_ICR_ARRMCF_Pos (1U) 3547 #define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */ 3548 #define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */ 3549 #define LPTIM_ICR_EXTTRIGCF_Pos (2U) 3550 #define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */ 3551 #define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */ 3552 #define LPTIM_ICR_CMPOKCF_Pos (3U) 3553 #define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */ 3554 #define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */ 3555 #define LPTIM_ICR_ARROKCF_Pos (4U) 3556 #define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */ 3557 #define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */ 3558 #define LPTIM_ICR_UPCF_Pos (5U) 3559 #define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */ 3560 #define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */ 3561 #define LPTIM_ICR_DOWNCF_Pos (6U) 3562 #define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */ 3563 #define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */ 3564 3565 /****************** Bit definition for LPTIM_IER register ********************/ 3566 #define LPTIM_IER_CMPMIE_Pos (0U) 3567 #define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */ 3568 #define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */ 3569 #define LPTIM_IER_ARRMIE_Pos (1U) 3570 #define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */ 3571 #define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */ 3572 #define LPTIM_IER_EXTTRIGIE_Pos (2U) 3573 #define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */ 3574 #define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */ 3575 #define LPTIM_IER_CMPOKIE_Pos (3U) 3576 #define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */ 3577 #define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */ 3578 #define LPTIM_IER_ARROKIE_Pos (4U) 3579 #define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */ 3580 #define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */ 3581 #define LPTIM_IER_UPIE_Pos (5U) 3582 #define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */ 3583 #define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */ 3584 #define LPTIM_IER_DOWNIE_Pos (6U) 3585 #define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */ 3586 #define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */ 3587 3588 /****************** Bit definition for LPTIM_CFGR register *******************/ 3589 #define LPTIM_CFGR_CKSEL_Pos (0U) 3590 #define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */ 3591 #define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */ 3592 3593 #define LPTIM_CFGR_CKPOL_Pos (1U) 3594 #define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */ 3595 #define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */ 3596 #define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */ 3597 #define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */ 3598 3599 #define LPTIM_CFGR_CKFLT_Pos (3U) 3600 #define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */ 3601 #define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */ 3602 #define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */ 3603 #define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */ 3604 3605 #define LPTIM_CFGR_TRGFLT_Pos (6U) 3606 #define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */ 3607 #define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */ 3608 #define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */ 3609 #define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */ 3610 3611 #define LPTIM_CFGR_PRESC_Pos (9U) 3612 #define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */ 3613 #define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */ 3614 #define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */ 3615 #define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */ 3616 #define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */ 3617 3618 #define LPTIM_CFGR_TRIGSEL_Pos (13U) 3619 #define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0000E000 */ 3620 #define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */ 3621 #define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */ 3622 #define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */ 3623 #define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */ 3624 3625 #define LPTIM_CFGR_TRIGEN_Pos (17U) 3626 #define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */ 3627 #define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */ 3628 #define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */ 3629 #define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */ 3630 3631 #define LPTIM_CFGR_TIMOUT_Pos (19U) 3632 #define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */ 3633 #define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */ 3634 #define LPTIM_CFGR_WAVE_Pos (20U) 3635 #define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */ 3636 #define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */ 3637 #define LPTIM_CFGR_WAVPOL_Pos (21U) 3638 #define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */ 3639 #define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */ 3640 #define LPTIM_CFGR_PRELOAD_Pos (22U) 3641 #define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */ 3642 #define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */ 3643 #define LPTIM_CFGR_COUNTMODE_Pos (23U) 3644 #define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */ 3645 #define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */ 3646 #define LPTIM_CFGR_ENC_Pos (24U) 3647 #define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */ 3648 #define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */ 3649 3650 /****************** Bit definition for LPTIM_CR register ********************/ 3651 #define LPTIM_CR_ENABLE_Pos (0U) 3652 #define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */ 3653 #define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */ 3654 #define LPTIM_CR_SNGSTRT_Pos (1U) 3655 #define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */ 3656 #define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */ 3657 #define LPTIM_CR_CNTSTRT_Pos (2U) 3658 #define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */ 3659 #define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */ 3660 3661 /****************** Bit definition for LPTIM_CMP register *******************/ 3662 #define LPTIM_CMP_CMP_Pos (0U) 3663 #define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */ 3664 #define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */ 3665 3666 /****************** Bit definition for LPTIM_ARR register *******************/ 3667 #define LPTIM_ARR_ARR_Pos (0U) 3668 #define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 3669 #define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */ 3670 3671 /****************** Bit definition for LPTIM_CNT register *******************/ 3672 #define LPTIM_CNT_CNT_Pos (0U) 3673 #define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 3674 #define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */ 3675 3676 /******************************************************************************/ 3677 /* */ 3678 /* MIFARE Firewall */ 3679 /* */ 3680 /******************************************************************************/ 3681 3682 /*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register */ 3683 #define FW_CSSA_ADD_Pos (8U) 3684 #define FW_CSSA_ADD_Msk (0xFFFFUL << FW_CSSA_ADD_Pos) /*!< 0x00FFFF00 */ 3685 #define FW_CSSA_ADD FW_CSSA_ADD_Msk /*!< Code Segment Start Address */ 3686 #define FW_CSL_LENG_Pos (8U) 3687 #define FW_CSL_LENG_Msk (0x3FFFUL << FW_CSL_LENG_Pos) /*!< 0x003FFF00 */ 3688 #define FW_CSL_LENG FW_CSL_LENG_Msk /*!< Code Segment Length */ 3689 #define FW_NVDSSA_ADD_Pos (8U) 3690 #define FW_NVDSSA_ADD_Msk (0xFFFFUL << FW_NVDSSA_ADD_Pos) /*!< 0x00FFFF00 */ 3691 #define FW_NVDSSA_ADD FW_NVDSSA_ADD_Msk /*!< Non Volatile Dat Segment Start Address */ 3692 #define FW_NVDSL_LENG_Pos (8U) 3693 #define FW_NVDSL_LENG_Msk (0x3FFFUL << FW_NVDSL_LENG_Pos) /*!< 0x003FFF00 */ 3694 #define FW_NVDSL_LENG FW_NVDSL_LENG_Msk /*!< Non Volatile Data Segment Length */ 3695 #define FW_VDSSA_ADD_Pos (6U) 3696 #define FW_VDSSA_ADD_Msk (0x3FFUL << FW_VDSSA_ADD_Pos) /*!< 0x0000FFC0 */ 3697 #define FW_VDSSA_ADD FW_VDSSA_ADD_Msk /*!< Volatile Data Segment Start Address */ 3698 #define FW_VDSL_LENG_Pos (6U) 3699 #define FW_VDSL_LENG_Msk (0x3FFUL << FW_VDSL_LENG_Pos) /*!< 0x0000FFC0 */ 3700 #define FW_VDSL_LENG FW_VDSL_LENG_Msk /*!< Volatile Data Segment Length */ 3701 3702 /**************************Bit definition for CR register *********************/ 3703 #define FW_CR_FPA_Pos (0U) 3704 #define FW_CR_FPA_Msk (0x1UL << FW_CR_FPA_Pos) /*!< 0x00000001 */ 3705 #define FW_CR_FPA FW_CR_FPA_Msk /*!< Firewall Pre Arm*/ 3706 #define FW_CR_VDS_Pos (1U) 3707 #define FW_CR_VDS_Msk (0x1UL << FW_CR_VDS_Pos) /*!< 0x00000002 */ 3708 #define FW_CR_VDS FW_CR_VDS_Msk /*!< Volatile Data Sharing*/ 3709 #define FW_CR_VDE_Pos (2U) 3710 #define FW_CR_VDE_Msk (0x1UL << FW_CR_VDE_Pos) /*!< 0x00000004 */ 3711 #define FW_CR_VDE FW_CR_VDE_Msk /*!< Volatile Data Execution*/ 3712 3713 /******************************************************************************/ 3714 /* */ 3715 /* Power Control (PWR) */ 3716 /* */ 3717 /******************************************************************************/ 3718 3719 #define PWR_PVD_SUPPORT /*!< PVD feature available on all devices: Power Voltage Detection feature */ 3720 3721 /******************** Bit definition for PWR_CR register ********************/ 3722 #define PWR_CR_LPSDSR_Pos (0U) 3723 #define PWR_CR_LPSDSR_Msk (0x1UL << PWR_CR_LPSDSR_Pos) /*!< 0x00000001 */ 3724 #define PWR_CR_LPSDSR PWR_CR_LPSDSR_Msk /*!< Low-power deepsleep/sleep/low power run */ 3725 #define PWR_CR_PDDS_Pos (1U) 3726 #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */ 3727 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */ 3728 #define PWR_CR_CWUF_Pos (2U) 3729 #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */ 3730 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */ 3731 #define PWR_CR_CSBF_Pos (3U) 3732 #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */ 3733 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */ 3734 #define PWR_CR_PVDE_Pos (4U) 3735 #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */ 3736 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */ 3737 3738 #define PWR_CR_PLS_Pos (5U) 3739 #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */ 3740 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */ 3741 #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */ 3742 #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */ 3743 #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */ 3744 3745 /*!< PVD level configuration */ 3746 #define PWR_CR_PLS_LEV0 (0x00000000U) /*!< PVD level 0 */ 3747 #define PWR_CR_PLS_LEV1 (0x00000020U) /*!< PVD level 1 */ 3748 #define PWR_CR_PLS_LEV2 (0x00000040U) /*!< PVD level 2 */ 3749 #define PWR_CR_PLS_LEV3 (0x00000060U) /*!< PVD level 3 */ 3750 #define PWR_CR_PLS_LEV4 (0x00000080U) /*!< PVD level 4 */ 3751 #define PWR_CR_PLS_LEV5 (0x000000A0U) /*!< PVD level 5 */ 3752 #define PWR_CR_PLS_LEV6 (0x000000C0U) /*!< PVD level 6 */ 3753 #define PWR_CR_PLS_LEV7 (0x000000E0U) /*!< PVD level 7 */ 3754 3755 #define PWR_CR_DBP_Pos (8U) 3756 #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */ 3757 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */ 3758 #define PWR_CR_ULP_Pos (9U) 3759 #define PWR_CR_ULP_Msk (0x1UL << PWR_CR_ULP_Pos) /*!< 0x00000200 */ 3760 #define PWR_CR_ULP PWR_CR_ULP_Msk /*!< Ultra Low Power mode */ 3761 #define PWR_CR_FWU_Pos (10U) 3762 #define PWR_CR_FWU_Msk (0x1UL << PWR_CR_FWU_Pos) /*!< 0x00000400 */ 3763 #define PWR_CR_FWU PWR_CR_FWU_Msk /*!< Fast wakeup */ 3764 3765 #define PWR_CR_VOS_Pos (11U) 3766 #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x00001800 */ 3767 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Voltage scaling range selection) */ 3768 #define PWR_CR_VOS_0 (0x1UL << PWR_CR_VOS_Pos) /*!< 0x00000800 */ 3769 #define PWR_CR_VOS_1 (0x2UL << PWR_CR_VOS_Pos) /*!< 0x00001000 */ 3770 #define PWR_CR_DSEEKOFF_Pos (13U) 3771 #define PWR_CR_DSEEKOFF_Msk (0x1UL << PWR_CR_DSEEKOFF_Pos) /*!< 0x00002000 */ 3772 #define PWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk /*!< Deep Sleep mode with EEPROM kept Off */ 3773 #define PWR_CR_LPRUN_Pos (14U) 3774 #define PWR_CR_LPRUN_Msk (0x1UL << PWR_CR_LPRUN_Pos) /*!< 0x00004000 */ 3775 #define PWR_CR_LPRUN PWR_CR_LPRUN_Msk /*!< Low power run mode */ 3776 3777 /******************* Bit definition for PWR_CSR register ********************/ 3778 #define PWR_CSR_WUF_Pos (0U) 3779 #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */ 3780 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */ 3781 #define PWR_CSR_SBF_Pos (1U) 3782 #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */ 3783 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */ 3784 #define PWR_CSR_PVDO_Pos (2U) 3785 #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */ 3786 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */ 3787 #define PWR_CSR_VREFINTRDYF_Pos (3U) 3788 #define PWR_CSR_VREFINTRDYF_Msk (0x1UL << PWR_CSR_VREFINTRDYF_Pos) /*!< 0x00000008 */ 3789 #define PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk /*!< Internal voltage reference (VREFINT) ready flag */ 3790 #define PWR_CSR_VOSF_Pos (4U) 3791 #define PWR_CSR_VOSF_Msk (0x1UL << PWR_CSR_VOSF_Pos) /*!< 0x00000010 */ 3792 #define PWR_CSR_VOSF PWR_CSR_VOSF_Msk /*!< Voltage Scaling select flag */ 3793 #define PWR_CSR_REGLPF_Pos (5U) 3794 #define PWR_CSR_REGLPF_Msk (0x1UL << PWR_CSR_REGLPF_Pos) /*!< 0x00000020 */ 3795 #define PWR_CSR_REGLPF PWR_CSR_REGLPF_Msk /*!< Regulator LP flag */ 3796 3797 #define PWR_CSR_EWUP1_Pos (8U) 3798 #define PWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */ 3799 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */ 3800 #define PWR_CSR_EWUP2_Pos (9U) 3801 #define PWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) /*!< 0x00000200 */ 3802 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */ 3803 #define PWR_CSR_EWUP3_Pos (10U) 3804 #define PWR_CSR_EWUP3_Msk (0x1UL << PWR_CSR_EWUP3_Pos) /*!< 0x00000400 */ 3805 #define PWR_CSR_EWUP3 PWR_CSR_EWUP3_Msk /*!< Enable WKUP pin 3 */ 3806 3807 /******************************************************************************/ 3808 /* */ 3809 /* Reset and Clock Control */ 3810 /* */ 3811 /******************************************************************************/ 3812 /* 3813 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 3814 */ 3815 #define RCC_HSI48_SUPPORT /*!< HSI48 feature support */ 3816 #define RCC_HSECSS_SUPPORT /*!< HSE CSS feature activation support */ 3817 #define RCC_MCO3_SUPPORT /*!<Support MCO3 */ 3818 #define RCC_MCO3_AF2_SUPPORT /*!<Support MCO3 on Alternate Function AF0 */ 3819 3820 /******************** Bit definition for RCC_CR register ********************/ 3821 #define RCC_CR_HSION_Pos (0U) 3822 #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */ 3823 #define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */ 3824 #define RCC_CR_HSIKERON_Pos (1U) 3825 #define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) /*!< 0x00000002 */ 3826 #define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk /*!< Internal High Speed clock enable for some IPs Kernel */ 3827 #define RCC_CR_HSIRDY_Pos (2U) 3828 #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000004 */ 3829 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */ 3830 #define RCC_CR_HSIDIVEN_Pos (3U) 3831 #define RCC_CR_HSIDIVEN_Msk (0x1UL << RCC_CR_HSIDIVEN_Pos) /*!< 0x00000008 */ 3832 #define RCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk /*!< Internal High Speed clock divider enable */ 3833 #define RCC_CR_HSIDIVF_Pos (4U) 3834 #define RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) /*!< 0x00000010 */ 3835 #define RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk /*!< Internal High Speed clock divider flag */ 3836 #define RCC_CR_HSIOUTEN_Pos (5U) 3837 #define RCC_CR_HSIOUTEN_Msk (0x1UL << RCC_CR_HSIOUTEN_Pos) /*!< 0x00000020 */ 3838 #define RCC_CR_HSIOUTEN RCC_CR_HSIOUTEN_Msk /*!< Internal High Speed clock out enable */ 3839 #define RCC_CR_MSION_Pos (8U) 3840 #define RCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos) /*!< 0x00000100 */ 3841 #define RCC_CR_MSION RCC_CR_MSION_Msk /*!< Internal Multi Speed clock enable */ 3842 #define RCC_CR_MSIRDY_Pos (9U) 3843 #define RCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos) /*!< 0x00000200 */ 3844 #define RCC_CR_MSIRDY RCC_CR_MSIRDY_Msk /*!< Internal Multi Speed clock ready flag */ 3845 #define RCC_CR_HSEON_Pos (16U) 3846 #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */ 3847 #define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */ 3848 #define RCC_CR_HSERDY_Pos (17U) 3849 #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */ 3850 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */ 3851 #define RCC_CR_HSEBYP_Pos (18U) 3852 #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */ 3853 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */ 3854 #define RCC_CR_CSSHSEON_Pos (19U) 3855 #define RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) /*!< 0x00080000 */ 3856 #define RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk /*!< HSE Clock Security System enable */ 3857 #define RCC_CR_RTCPRE_Pos (20U) 3858 #define RCC_CR_RTCPRE_Msk (0x3UL << RCC_CR_RTCPRE_Pos) /*!< 0x00300000 */ 3859 #define RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk /*!< RTC/LCD prescaler [1:0] bits */ 3860 #define RCC_CR_RTCPRE_0 (0x1UL << RCC_CR_RTCPRE_Pos) /*!< 0x00100000 */ 3861 #define RCC_CR_RTCPRE_1 (0x2UL << RCC_CR_RTCPRE_Pos) /*!< 0x00200000 */ 3862 #define RCC_CR_PLLON_Pos (24U) 3863 #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */ 3864 #define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */ 3865 #define RCC_CR_PLLRDY_Pos (25U) 3866 #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */ 3867 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */ 3868 3869 /* Reference defines */ 3870 #define RCC_CR_CSSON RCC_CR_CSSHSEON 3871 3872 /******************** Bit definition for RCC_ICSCR register *****************/ 3873 #define RCC_ICSCR_HSICAL_Pos (0U) 3874 #define RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos) /*!< 0x000000FF */ 3875 #define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk /*!< Internal High Speed clock Calibration */ 3876 #define RCC_ICSCR_HSITRIM_Pos (8U) 3877 #define RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x00001F00 */ 3878 #define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk /*!< Internal High Speed clock trimming */ 3879 3880 #define RCC_ICSCR_MSIRANGE_Pos (13U) 3881 #define RCC_ICSCR_MSIRANGE_Msk (0x7UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000E000 */ 3882 #define RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk /*!< Internal Multi Speed clock Range */ 3883 #define RCC_ICSCR_MSIRANGE_0 (0x0UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00000000 */ 3884 #define RCC_ICSCR_MSIRANGE_1 (0x1UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00002000 */ 3885 #define RCC_ICSCR_MSIRANGE_2 (0x2UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00004000 */ 3886 #define RCC_ICSCR_MSIRANGE_3 (0x3UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00006000 */ 3887 #define RCC_ICSCR_MSIRANGE_4 (0x4UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00008000 */ 3888 #define RCC_ICSCR_MSIRANGE_5 (0x5UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000A000 */ 3889 #define RCC_ICSCR_MSIRANGE_6 (0x6UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000C000 */ 3890 #define RCC_ICSCR_MSICAL_Pos (16U) 3891 #define RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos) /*!< 0x00FF0000 */ 3892 #define RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk /*!< Internal Multi Speed clock Calibration */ 3893 #define RCC_ICSCR_MSITRIM_Pos (24U) 3894 #define RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos) /*!< 0xFF000000 */ 3895 #define RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk /*!< Internal Multi Speed clock trimming */ 3896 3897 /******************** Bit definition for RCC_CRRCR register *****************/ 3898 #define RCC_CRRCR_HSI48ON_Pos (0U) 3899 #define RCC_CRRCR_HSI48ON_Msk (0x1UL << RCC_CRRCR_HSI48ON_Pos) /*!< 0x00000001 */ 3900 #define RCC_CRRCR_HSI48ON RCC_CRRCR_HSI48ON_Msk /*!< HSI 48MHz clock enable */ 3901 #define RCC_CRRCR_HSI48RDY_Pos (1U) 3902 #define RCC_CRRCR_HSI48RDY_Msk (0x1UL << RCC_CRRCR_HSI48RDY_Pos) /*!< 0x00000002 */ 3903 #define RCC_CRRCR_HSI48RDY RCC_CRRCR_HSI48RDY_Msk /*!< HSI 48MHz clock ready flag */ 3904 #define RCC_CRRCR_HSI48DIV6OUTEN_Pos (2U) 3905 #define RCC_CRRCR_HSI48DIV6OUTEN_Msk (0x1UL << RCC_CRRCR_HSI48DIV6OUTEN_Pos) /*!< 0x00000004 */ 3906 #define RCC_CRRCR_HSI48DIV6OUTEN RCC_CRRCR_HSI48DIV6OUTEN_Msk /*!< HSI 48MHz DIV6 out enable */ 3907 #define RCC_CRRCR_HSI48CAL_Pos (8U) 3908 #define RCC_CRRCR_HSI48CAL_Msk (0xFFUL << RCC_CRRCR_HSI48CAL_Pos) /*!< 0x0000FF00 */ 3909 #define RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk /*!< HSI 48MHz clock Calibration */ 3910 3911 /******************* Bit definition for RCC_CFGR register *******************/ 3912 /*!< SW configuration */ 3913 #define RCC_CFGR_SW_Pos (0U) 3914 #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */ 3915 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */ 3916 #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */ 3917 #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */ 3918 3919 #define RCC_CFGR_SW_MSI (0x00000000U) /*!< MSI selected as system clock */ 3920 #define RCC_CFGR_SW_HSI (0x00000001U) /*!< HSI selected as system clock */ 3921 #define RCC_CFGR_SW_HSE (0x00000002U) /*!< HSE selected as system clock */ 3922 #define RCC_CFGR_SW_PLL (0x00000003U) /*!< PLL selected as system clock */ 3923 3924 /*!< SWS configuration */ 3925 #define RCC_CFGR_SWS_Pos (2U) 3926 #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */ 3927 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */ 3928 #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */ 3929 #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */ 3930 3931 #define RCC_CFGR_SWS_MSI (0x00000000U) /*!< MSI oscillator used as system clock */ 3932 #define RCC_CFGR_SWS_HSI (0x00000004U) /*!< HSI oscillator used as system clock */ 3933 #define RCC_CFGR_SWS_HSE (0x00000008U) /*!< HSE oscillator used as system clock */ 3934 #define RCC_CFGR_SWS_PLL (0x0000000CU) /*!< PLL used as system clock */ 3935 3936 /*!< HPRE configuration */ 3937 #define RCC_CFGR_HPRE_Pos (4U) 3938 #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */ 3939 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */ 3940 #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */ 3941 #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */ 3942 #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */ 3943 #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */ 3944 3945 #define RCC_CFGR_HPRE_DIV1 (0x00000000U) /*!< SYSCLK not divided */ 3946 #define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided by 2 */ 3947 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided by 4 */ 3948 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided by 8 */ 3949 #define RCC_CFGR_HPRE_DIV16 (0x000000B0U) /*!< SYSCLK divided by 16 */ 3950 #define RCC_CFGR_HPRE_DIV64 (0x000000C0U) /*!< SYSCLK divided by 64 */ 3951 #define RCC_CFGR_HPRE_DIV128 (0x000000D0U) /*!< SYSCLK divided by 128 */ 3952 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided by 256 */ 3953 #define RCC_CFGR_HPRE_DIV512 (0x000000F0U) /*!< SYSCLK divided by 512 */ 3954 3955 /*!< PPRE1 configuration */ 3956 #define RCC_CFGR_PPRE1_Pos (8U) 3957 #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */ 3958 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */ 3959 #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */ 3960 #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */ 3961 #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */ 3962 3963 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divided */ 3964 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by 2 */ 3965 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by 4 */ 3966 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by 8 */ 3967 #define RCC_CFGR_PPRE1_DIV16 (0x00000700U) /*!< HCLK divided by 16 */ 3968 3969 /*!< PPRE2 configuration */ 3970 #define RCC_CFGR_PPRE2_Pos (11U) 3971 #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */ 3972 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */ 3973 #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */ 3974 #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */ 3975 #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */ 3976 3977 #define RCC_CFGR_PPRE2_DIV1 (0x00000000U) /*!< HCLK not divided */ 3978 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by 2 */ 3979 #define RCC_CFGR_PPRE2_DIV4 (0x00002800U) /*!< HCLK divided by 4 */ 3980 #define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by 8 */ 3981 #define RCC_CFGR_PPRE2_DIV16 (0x00003800U) /*!< HCLK divided by 16 */ 3982 3983 #define RCC_CFGR_STOPWUCK_Pos (15U) 3984 #define RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) /*!< 0x00008000 */ 3985 #define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk /*!< Wake Up from Stop Clock selection */ 3986 3987 /*!< PLL entry clock source*/ 3988 #define RCC_CFGR_PLLSRC_Pos (16U) 3989 #define RCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */ 3990 #define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */ 3991 3992 #define RCC_CFGR_PLLSRC_HSI (0x00000000U) /*!< HSI as PLL entry clock source */ 3993 #define RCC_CFGR_PLLSRC_HSE (0x00010000U) /*!< HSE as PLL entry clock source */ 3994 3995 3996 /*!< PLLMUL configuration */ 3997 #define RCC_CFGR_PLLMUL_Pos (18U) 3998 #define RCC_CFGR_PLLMUL_Msk (0xFUL << RCC_CFGR_PLLMUL_Pos) /*!< 0x003C0000 */ 3999 #define RCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */ 4000 #define RCC_CFGR_PLLMUL_0 (0x1UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00040000 */ 4001 #define RCC_CFGR_PLLMUL_1 (0x2UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00080000 */ 4002 #define RCC_CFGR_PLLMUL_2 (0x4UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00100000 */ 4003 #define RCC_CFGR_PLLMUL_3 (0x8UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00200000 */ 4004 4005 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock * 3 */ 4006 #define RCC_CFGR_PLLMUL4 (0x00040000U) /*!< PLL input clock * 4 */ 4007 #define RCC_CFGR_PLLMUL6 (0x00080000U) /*!< PLL input clock * 6 */ 4008 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock * 8 */ 4009 #define RCC_CFGR_PLLMUL12 (0x00100000U) /*!< PLL input clock * 12 */ 4010 #define RCC_CFGR_PLLMUL16 (0x00140000U) /*!< PLL input clock * 16 */ 4011 #define RCC_CFGR_PLLMUL24 (0x00180000U) /*!< PLL input clock * 24 */ 4012 #define RCC_CFGR_PLLMUL32 (0x001C0000U) /*!< PLL input clock * 32 */ 4013 #define RCC_CFGR_PLLMUL48 (0x00200000U) /*!< PLL input clock * 48 */ 4014 4015 /*!< PLLDIV configuration */ 4016 #define RCC_CFGR_PLLDIV_Pos (22U) 4017 #define RCC_CFGR_PLLDIV_Msk (0x3UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00C00000 */ 4018 #define RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk /*!< PLLDIV[1:0] bits (PLL Output Division) */ 4019 #define RCC_CFGR_PLLDIV_0 (0x1UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00400000 */ 4020 #define RCC_CFGR_PLLDIV_1 (0x2UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00800000 */ 4021 4022 #define RCC_CFGR_PLLDIV2_Pos (22U) 4023 #define RCC_CFGR_PLLDIV2_Msk (0x1UL << RCC_CFGR_PLLDIV2_Pos) /*!< 0x00400000 */ 4024 #define RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk /*!< PLL clock output = CKVCO / 2 */ 4025 #define RCC_CFGR_PLLDIV3_Pos (23U) 4026 #define RCC_CFGR_PLLDIV3_Msk (0x1UL << RCC_CFGR_PLLDIV3_Pos) /*!< 0x00800000 */ 4027 #define RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk /*!< PLL clock output = CKVCO / 3 */ 4028 #define RCC_CFGR_PLLDIV4_Pos (22U) 4029 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */ 4030 #define RCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk /*!< PLL clock output = CKVCO / 4 */ 4031 4032 /*!< MCO configuration */ 4033 #define RCC_CFGR_MCOSEL_Pos (24U) 4034 #define RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos) /*!< 0x0F000000 */ 4035 #define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk /*!< MCO[3:0] bits (Microcontroller Clock Output) */ 4036 #define RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x01000000 */ 4037 #define RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x02000000 */ 4038 #define RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x04000000 */ 4039 #define RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x08000000 */ 4040 4041 #define RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U) /*!< No clock */ 4042 #define RCC_CFGR_MCOSEL_SYSCLK_Pos (24U) 4043 #define RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1UL << RCC_CFGR_MCOSEL_SYSCLK_Pos) /*!< 0x01000000 */ 4044 #define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk /*!< System clock selected as MCO source */ 4045 #define RCC_CFGR_MCOSEL_HSI_Pos (25U) 4046 #define RCC_CFGR_MCOSEL_HSI_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI_Pos) /*!< 0x02000000 */ 4047 #define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk /*!< Internal 16 MHz RC oscillator clock selected */ 4048 #define RCC_CFGR_MCOSEL_MSI_Pos (24U) 4049 #define RCC_CFGR_MCOSEL_MSI_Msk (0x3UL << RCC_CFGR_MCOSEL_MSI_Pos) /*!< 0x03000000 */ 4050 #define RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk /*!< Internal Medium Speed RC oscillator clock selected */ 4051 #define RCC_CFGR_MCOSEL_HSE_Pos (26U) 4052 #define RCC_CFGR_MCOSEL_HSE_Msk (0x1UL << RCC_CFGR_MCOSEL_HSE_Pos) /*!< 0x04000000 */ 4053 #define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk /*!< External 1-25 MHz oscillator clock selected */ 4054 #define RCC_CFGR_MCOSEL_PLL_Pos (24U) 4055 #define RCC_CFGR_MCOSEL_PLL_Msk (0x5UL << RCC_CFGR_MCOSEL_PLL_Pos) /*!< 0x05000000 */ 4056 #define RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk /*!< PLL clock divided */ 4057 #define RCC_CFGR_MCOSEL_LSI_Pos (25U) 4058 #define RCC_CFGR_MCOSEL_LSI_Msk (0x3UL << RCC_CFGR_MCOSEL_LSI_Pos) /*!< 0x06000000 */ 4059 #define RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk /*!< LSI selected */ 4060 #define RCC_CFGR_MCOSEL_LSE_Pos (24U) 4061 #define RCC_CFGR_MCOSEL_LSE_Msk (0x7UL << RCC_CFGR_MCOSEL_LSE_Pos) /*!< 0x07000000 */ 4062 #define RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk /*!< LSE selected */ 4063 #define RCC_CFGR_MCOSEL_HSI48_Pos (27U) 4064 #define RCC_CFGR_MCOSEL_HSI48_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI48_Pos) /*!< 0x08000000 */ 4065 #define RCC_CFGR_MCOSEL_HSI48 RCC_CFGR_MCOSEL_HSI48_Msk /*!< HSI48 clock selected as MCO source */ 4066 4067 #define RCC_CFGR_MCOPRE_Pos (28U) 4068 #define RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x70000000 */ 4069 #define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk /*!< MCO prescaler */ 4070 #define RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x10000000 */ 4071 #define RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x20000000 */ 4072 #define RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x40000000 */ 4073 4074 #define RCC_CFGR_MCOPRE_DIV1 (0x00000000U) /*!< MCO is divided by 1 */ 4075 #define RCC_CFGR_MCOPRE_DIV2 (0x10000000U) /*!< MCO is divided by 2 */ 4076 #define RCC_CFGR_MCOPRE_DIV4 (0x20000000U) /*!< MCO is divided by 4 */ 4077 #define RCC_CFGR_MCOPRE_DIV8 (0x30000000U) /*!< MCO is divided by 8 */ 4078 #define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */ 4079 4080 /* Legacy defines */ 4081 #define RCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK 4082 #define RCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK 4083 #define RCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI 4084 #define RCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI 4085 #define RCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE 4086 #define RCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL 4087 #define RCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI 4088 #define RCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE 4089 #ifdef RCC_CFGR_MCOSEL_HSI48 4090 #define RCC_CFGR_MCO_HSI48 RCC_CFGR_MCOSEL_HSI48 4091 #endif 4092 4093 #define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE /*!< MCO prescaler */ 4094 #define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO is divided by 1 */ 4095 #define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO is divided by 1 */ 4096 #define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO is divided by 1 */ 4097 #define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO is divided by 1 */ 4098 #define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO is divided by 1 */ 4099 4100 /*!<****************** Bit definition for RCC_CIER register ********************/ 4101 #define RCC_CIER_LSIRDYIE_Pos (0U) 4102 #define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) /*!< 0x00000001 */ 4103 #define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */ 4104 #define RCC_CIER_LSERDYIE_Pos (1U) 4105 #define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) /*!< 0x00000002 */ 4106 #define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */ 4107 #define RCC_CIER_HSIRDYIE_Pos (2U) 4108 #define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) /*!< 0x00000004 */ 4109 #define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */ 4110 #define RCC_CIER_HSERDYIE_Pos (3U) 4111 #define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) /*!< 0x00000008 */ 4112 #define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */ 4113 #define RCC_CIER_PLLRDYIE_Pos (4U) 4114 #define RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos) /*!< 0x00000010 */ 4115 #define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */ 4116 #define RCC_CIER_MSIRDYIE_Pos (5U) 4117 #define RCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos) /*!< 0x00000020 */ 4118 #define RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk /*!< MSI Ready Interrupt Enable */ 4119 #define RCC_CIER_HSI48RDYIE_Pos (6U) 4120 #define RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos) /*!< 0x00000040 */ 4121 #define RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk /*!< HSI48 Ready Interrupt Enable */ 4122 #define RCC_CIER_CSSLSE_Pos (7U) 4123 #define RCC_CIER_CSSLSE_Msk (0x1UL << RCC_CIER_CSSLSE_Pos) /*!< 0x00000080 */ 4124 #define RCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk /*!< LSE CSS Interrupt Enable */ 4125 4126 /* Reference defines */ 4127 #define RCC_CIER_LSECSSIE RCC_CIER_CSSLSE 4128 4129 /*!<****************** Bit definition for RCC_CIFR register ********************/ 4130 #define RCC_CIFR_LSIRDYF_Pos (0U) 4131 #define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) /*!< 0x00000001 */ 4132 #define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */ 4133 #define RCC_CIFR_LSERDYF_Pos (1U) 4134 #define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) /*!< 0x00000002 */ 4135 #define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */ 4136 #define RCC_CIFR_HSIRDYF_Pos (2U) 4137 #define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) /*!< 0x00000004 */ 4138 #define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */ 4139 #define RCC_CIFR_HSERDYF_Pos (3U) 4140 #define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) /*!< 0x00000008 */ 4141 #define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */ 4142 #define RCC_CIFR_PLLRDYF_Pos (4U) 4143 #define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) /*!< 0x00000010 */ 4144 #define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */ 4145 #define RCC_CIFR_MSIRDYF_Pos (5U) 4146 #define RCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos) /*!< 0x00000020 */ 4147 #define RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk /*!< MSI Ready Interrupt flag */ 4148 #define RCC_CIFR_HSI48RDYF_Pos (6U) 4149 #define RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos) /*!< 0x00000040 */ 4150 #define RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk /*!< HSI48 Ready Interrupt flag */ 4151 #define RCC_CIFR_CSSLSEF_Pos (7U) 4152 #define RCC_CIFR_CSSLSEF_Msk (0x1UL << RCC_CIFR_CSSLSEF_Pos) /*!< 0x00000080 */ 4153 #define RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk /*!< LSE Clock Security System Interrupt flag */ 4154 #define RCC_CIFR_CSSHSEF_Pos (8U) 4155 #define RCC_CIFR_CSSHSEF_Msk (0x1UL << RCC_CIFR_CSSHSEF_Pos) /*!< 0x00000100 */ 4156 #define RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk /*!< HSE Clock Security System Interrupt flag */ 4157 4158 /* Reference defines */ 4159 #define RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF 4160 #define RCC_CIFR_CSSF RCC_CIFR_CSSHSEF 4161 4162 /*!<****************** Bit definition for RCC_CICR register ********************/ 4163 #define RCC_CICR_LSIRDYC_Pos (0U) 4164 #define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) /*!< 0x00000001 */ 4165 #define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */ 4166 #define RCC_CICR_LSERDYC_Pos (1U) 4167 #define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) /*!< 0x00000002 */ 4168 #define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */ 4169 #define RCC_CICR_HSIRDYC_Pos (2U) 4170 #define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) /*!< 0x00000004 */ 4171 #define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */ 4172 #define RCC_CICR_HSERDYC_Pos (3U) 4173 #define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) /*!< 0x00000008 */ 4174 #define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */ 4175 #define RCC_CICR_PLLRDYC_Pos (4U) 4176 #define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) /*!< 0x00000010 */ 4177 #define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */ 4178 #define RCC_CICR_MSIRDYC_Pos (5U) 4179 #define RCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos) /*!< 0x00000020 */ 4180 #define RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk /*!< MSI Ready Interrupt Clear */ 4181 #define RCC_CICR_HSI48RDYC_Pos (6U) 4182 #define RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos) /*!< 0x00000040 */ 4183 #define RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk /*!< HSI48 Ready Interrupt Clear */ 4184 #define RCC_CICR_CSSLSEC_Pos (7U) 4185 #define RCC_CICR_CSSLSEC_Msk (0x1UL << RCC_CICR_CSSLSEC_Pos) /*!< 0x00000080 */ 4186 #define RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk /*!< LSE Clock Security System Interrupt Clear */ 4187 #define RCC_CICR_CSSHSEC_Pos (8U) 4188 #define RCC_CICR_CSSHSEC_Msk (0x1UL << RCC_CICR_CSSHSEC_Pos) /*!< 0x00000100 */ 4189 #define RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk /*!< HSE Clock Security System Interrupt Clear */ 4190 4191 /* Reference defines */ 4192 #define RCC_CICR_LSECSSC RCC_CICR_CSSLSEC 4193 #define RCC_CICR_CSSC RCC_CICR_CSSHSEC 4194 /***************** Bit definition for RCC_IOPRSTR register ******************/ 4195 #define RCC_IOPRSTR_IOPARST_Pos (0U) 4196 #define RCC_IOPRSTR_IOPARST_Msk (0x1UL << RCC_IOPRSTR_IOPARST_Pos) /*!< 0x00000001 */ 4197 #define RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk /*!< GPIO port A reset */ 4198 #define RCC_IOPRSTR_IOPBRST_Pos (1U) 4199 #define RCC_IOPRSTR_IOPBRST_Msk (0x1UL << RCC_IOPRSTR_IOPBRST_Pos) /*!< 0x00000002 */ 4200 #define RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk /*!< GPIO port B reset */ 4201 #define RCC_IOPRSTR_IOPCRST_Pos (2U) 4202 #define RCC_IOPRSTR_IOPCRST_Msk (0x1UL << RCC_IOPRSTR_IOPCRST_Pos) /*!< 0x00000004 */ 4203 #define RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk /*!< GPIO port C reset */ 4204 #define RCC_IOPRSTR_IOPDRST_Pos (3U) 4205 #define RCC_IOPRSTR_IOPDRST_Msk (0x1UL << RCC_IOPRSTR_IOPDRST_Pos) /*!< 0x00000008 */ 4206 #define RCC_IOPRSTR_IOPDRST RCC_IOPRSTR_IOPDRST_Msk /*!< GPIO port D reset */ 4207 #define RCC_IOPRSTR_IOPERST_Pos (4U) 4208 #define RCC_IOPRSTR_IOPERST_Msk (0x1UL << RCC_IOPRSTR_IOPERST_Pos) /*!< 0x00000010 */ 4209 #define RCC_IOPRSTR_IOPERST RCC_IOPRSTR_IOPERST_Msk /*!< GPIO port E reset */ 4210 #define RCC_IOPRSTR_IOPHRST_Pos (7U) 4211 #define RCC_IOPRSTR_IOPHRST_Msk (0x1UL << RCC_IOPRSTR_IOPHRST_Pos) /*!< 0x00000080 */ 4212 #define RCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk /*!< GPIO port H reset */ 4213 4214 /* Reference defines */ 4215 #define RCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST /*!< GPIO port A reset */ 4216 #define RCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST /*!< GPIO port B reset */ 4217 #define RCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST /*!< GPIO port C reset */ 4218 #define RCC_IOPRSTR_GPIODRST RCC_IOPRSTR_IOPDRST /*!< GPIO port D reset */ 4219 #define RCC_IOPRSTR_GPIOERST RCC_IOPRSTR_IOPERST /*!< GPIO port E reset */ 4220 #define RCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST /*!< GPIO port H reset */ 4221 4222 4223 /****************** Bit definition for RCC_AHBRST register ******************/ 4224 #define RCC_AHBRSTR_DMARST_Pos (0U) 4225 #define RCC_AHBRSTR_DMARST_Msk (0x1UL << RCC_AHBRSTR_DMARST_Pos) /*!< 0x00000001 */ 4226 #define RCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk /*!< DMA1 reset */ 4227 #define RCC_AHBRSTR_MIFRST_Pos (8U) 4228 #define RCC_AHBRSTR_MIFRST_Msk (0x1UL << RCC_AHBRSTR_MIFRST_Pos) /*!< 0x00000100 */ 4229 #define RCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk /*!< Memory interface reset */ 4230 #define RCC_AHBRSTR_CRCRST_Pos (12U) 4231 #define RCC_AHBRSTR_CRCRST_Msk (0x1UL << RCC_AHBRSTR_CRCRST_Pos) /*!< 0x00001000 */ 4232 #define RCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk /*!< CRC reset */ 4233 #define RCC_AHBRSTR_TSCRST_Pos (16U) 4234 #define RCC_AHBRSTR_TSCRST_Msk (0x1UL << RCC_AHBRSTR_TSCRST_Pos) /*!< 0x00010000 */ 4235 #define RCC_AHBRSTR_TSCRST RCC_AHBRSTR_TSCRST_Msk /*!< TSC reset */ 4236 #define RCC_AHBRSTR_RNGRST_Pos (20U) 4237 #define RCC_AHBRSTR_RNGRST_Msk (0x1UL << RCC_AHBRSTR_RNGRST_Pos) /*!< 0x00100000 */ 4238 #define RCC_AHBRSTR_RNGRST RCC_AHBRSTR_RNGRST_Msk /*!< RNG reset */ 4239 4240 /* Reference defines */ 4241 #define RCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST /*!< DMA1 reset */ 4242 4243 /***************** Bit definition for RCC_APB2RSTR register *****************/ 4244 #define RCC_APB2RSTR_SYSCFGRST_Pos (0U) 4245 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00000001 */ 4246 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk /*!< SYSCFG reset */ 4247 #define RCC_APB2RSTR_TIM21RST_Pos (2U) 4248 #define RCC_APB2RSTR_TIM21RST_Msk (0x1UL << RCC_APB2RSTR_TIM21RST_Pos) /*!< 0x00000004 */ 4249 #define RCC_APB2RSTR_TIM21RST RCC_APB2RSTR_TIM21RST_Msk /*!< TIM21 reset */ 4250 #define RCC_APB2RSTR_TIM22RST_Pos (5U) 4251 #define RCC_APB2RSTR_TIM22RST_Msk (0x1UL << RCC_APB2RSTR_TIM22RST_Pos) /*!< 0x00000020 */ 4252 #define RCC_APB2RSTR_TIM22RST RCC_APB2RSTR_TIM22RST_Msk /*!< TIM22 reset */ 4253 #define RCC_APB2RSTR_ADCRST_Pos (9U) 4254 #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000200 */ 4255 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk /*!< ADC1 reset */ 4256 #define RCC_APB2RSTR_SPI1RST_Pos (12U) 4257 #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */ 4258 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk /*!< SPI1 reset */ 4259 #define RCC_APB2RSTR_USART1RST_Pos (14U) 4260 #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */ 4261 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk /*!< USART1 reset */ 4262 #define RCC_APB2RSTR_DBGRST_Pos (22U) 4263 #define RCC_APB2RSTR_DBGRST_Msk (0x1UL << RCC_APB2RSTR_DBGRST_Pos) /*!< 0x00400000 */ 4264 #define RCC_APB2RSTR_DBGRST RCC_APB2RSTR_DBGRST_Msk /*!< DBGMCU reset */ 4265 4266 /* Reference defines */ 4267 #define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST /*!< ADC1 reset */ 4268 #define RCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGRST /*!< DBGMCU reset */ 4269 4270 /***************** Bit definition for RCC_APB1RSTR register *****************/ 4271 #define RCC_APB1RSTR_TIM2RST_Pos (0U) 4272 #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */ 4273 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk /*!< Timer 2 reset */ 4274 #define RCC_APB1RSTR_TIM3RST_Pos (1U) 4275 #define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */ 4276 #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk /*!< Timer 3 reset */ 4277 #define RCC_APB1RSTR_TIM6RST_Pos (4U) 4278 #define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */ 4279 #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk /*!< Timer 6 reset */ 4280 #define RCC_APB1RSTR_TIM7RST_Pos (5U) 4281 #define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */ 4282 #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk /*!< Timer 7 reset */ 4283 #define RCC_APB1RSTR_LCDRST_Pos (9U) 4284 #define RCC_APB1RSTR_LCDRST_Msk (0x1UL << RCC_APB1RSTR_LCDRST_Pos) /*!< 0x00000200 */ 4285 #define RCC_APB1RSTR_LCDRST RCC_APB1RSTR_LCDRST_Msk /*!< LCD reset */ 4286 #define RCC_APB1RSTR_WWDGRST_Pos (11U) 4287 #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */ 4288 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk /*!< Window Watchdog reset */ 4289 #define RCC_APB1RSTR_SPI2RST_Pos (14U) 4290 #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */ 4291 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk /*!< SPI2 reset */ 4292 #define RCC_APB1RSTR_USART2RST_Pos (17U) 4293 #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */ 4294 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk /*!< USART 2 reset */ 4295 #define RCC_APB1RSTR_LPUART1RST_Pos (18U) 4296 #define RCC_APB1RSTR_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR_LPUART1RST_Pos) /*!< 0x00040000 */ 4297 #define RCC_APB1RSTR_LPUART1RST RCC_APB1RSTR_LPUART1RST_Msk /*!< LPUART1 reset */ 4298 #define RCC_APB1RSTR_USART4RST_Pos (19U) 4299 #define RCC_APB1RSTR_USART4RST_Msk (0x1UL << RCC_APB1RSTR_USART4RST_Pos) /*!< 0x00080000 */ 4300 #define RCC_APB1RSTR_USART4RST RCC_APB1RSTR_USART4RST_Msk /*!< USART4 reset */ 4301 #define RCC_APB1RSTR_USART5RST_Pos (20U) 4302 #define RCC_APB1RSTR_USART5RST_Msk (0x1UL << RCC_APB1RSTR_USART5RST_Pos) /*!< 0x00100000 */ 4303 #define RCC_APB1RSTR_USART5RST RCC_APB1RSTR_USART5RST_Msk /*!< USART5 reset */ 4304 #define RCC_APB1RSTR_I2C1RST_Pos (21U) 4305 #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */ 4306 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk /*!< I2C 1 reset */ 4307 #define RCC_APB1RSTR_I2C2RST_Pos (22U) 4308 #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */ 4309 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk /*!< I2C 2 reset */ 4310 #define RCC_APB1RSTR_USBRST_Pos (23U) 4311 #define RCC_APB1RSTR_USBRST_Msk (0x1UL << RCC_APB1RSTR_USBRST_Pos) /*!< 0x00800000 */ 4312 #define RCC_APB1RSTR_USBRST RCC_APB1RSTR_USBRST_Msk /*!< USB reset */ 4313 #define RCC_APB1RSTR_CRSRST_Pos (27U) 4314 #define RCC_APB1RSTR_CRSRST_Msk (0x1UL << RCC_APB1RSTR_CRSRST_Pos) /*!< 0x08000000 */ 4315 #define RCC_APB1RSTR_CRSRST RCC_APB1RSTR_CRSRST_Msk /*!< CRS reset */ 4316 #define RCC_APB1RSTR_PWRRST_Pos (28U) 4317 #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */ 4318 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk /*!< PWR reset */ 4319 #define RCC_APB1RSTR_DACRST_Pos (29U) 4320 #define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */ 4321 #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk /*!< DAC reset */ 4322 #define RCC_APB1RSTR_I2C3RST_Pos (30U) 4323 #define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x40000000 */ 4324 #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk /*!< I2C3 reset */ 4325 #define RCC_APB1RSTR_LPTIM1RST_Pos (31U) 4326 #define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos) /*!< 0x80000000 */ 4327 #define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk /*!< LPTIM1 reset */ 4328 4329 /***************** Bit definition for RCC_IOPENR register ******************/ 4330 #define RCC_IOPENR_IOPAEN_Pos (0U) 4331 #define RCC_IOPENR_IOPAEN_Msk (0x1UL << RCC_IOPENR_IOPAEN_Pos) /*!< 0x00000001 */ 4332 #define RCC_IOPENR_IOPAEN RCC_IOPENR_IOPAEN_Msk /*!< GPIO port A clock enable */ 4333 #define RCC_IOPENR_IOPBEN_Pos (1U) 4334 #define RCC_IOPENR_IOPBEN_Msk (0x1UL << RCC_IOPENR_IOPBEN_Pos) /*!< 0x00000002 */ 4335 #define RCC_IOPENR_IOPBEN RCC_IOPENR_IOPBEN_Msk /*!< GPIO port B clock enable */ 4336 #define RCC_IOPENR_IOPCEN_Pos (2U) 4337 #define RCC_IOPENR_IOPCEN_Msk (0x1UL << RCC_IOPENR_IOPCEN_Pos) /*!< 0x00000004 */ 4338 #define RCC_IOPENR_IOPCEN RCC_IOPENR_IOPCEN_Msk /*!< GPIO port C clock enable */ 4339 #define RCC_IOPENR_IOPDEN_Pos (3U) 4340 #define RCC_IOPENR_IOPDEN_Msk (0x1UL << RCC_IOPENR_IOPDEN_Pos) /*!< 0x00000008 */ 4341 #define RCC_IOPENR_IOPDEN RCC_IOPENR_IOPDEN_Msk /*!< GPIO port D clock enable */ 4342 #define RCC_IOPENR_IOPEEN_Pos (4U) 4343 #define RCC_IOPENR_IOPEEN_Msk (0x1UL << RCC_IOPENR_IOPEEN_Pos) /*!< 0x00000010 */ 4344 #define RCC_IOPENR_IOPEEN RCC_IOPENR_IOPEEN_Msk /*!< GPIO port E clock enable */ 4345 #define RCC_IOPENR_IOPHEN_Pos (7U) 4346 #define RCC_IOPENR_IOPHEN_Msk (0x1UL << RCC_IOPENR_IOPHEN_Pos) /*!< 0x00000080 */ 4347 #define RCC_IOPENR_IOPHEN RCC_IOPENR_IOPHEN_Msk /*!< GPIO port H clock enable */ 4348 4349 /* Reference defines */ 4350 #define RCC_IOPENR_GPIOAEN RCC_IOPENR_IOPAEN /*!< GPIO port A clock enable */ 4351 #define RCC_IOPENR_GPIOBEN RCC_IOPENR_IOPBEN /*!< GPIO port B clock enable */ 4352 #define RCC_IOPENR_GPIOCEN RCC_IOPENR_IOPCEN /*!< GPIO port C clock enable */ 4353 #define RCC_IOPENR_GPIODEN RCC_IOPENR_IOPDEN /*!< GPIO port D clock enable */ 4354 #define RCC_IOPENR_GPIOEEN RCC_IOPENR_IOPEEN /*!< GPIO port E clock enable */ 4355 #define RCC_IOPENR_GPIOHEN RCC_IOPENR_IOPHEN /*!< GPIO port H clock enable */ 4356 4357 /***************** Bit definition for RCC_AHBENR register ******************/ 4358 #define RCC_AHBENR_DMAEN_Pos (0U) 4359 #define RCC_AHBENR_DMAEN_Msk (0x1UL << RCC_AHBENR_DMAEN_Pos) /*!< 0x00000001 */ 4360 #define RCC_AHBENR_DMAEN RCC_AHBENR_DMAEN_Msk /*!< DMA1 clock enable */ 4361 #define RCC_AHBENR_MIFEN_Pos (8U) 4362 #define RCC_AHBENR_MIFEN_Msk (0x1UL << RCC_AHBENR_MIFEN_Pos) /*!< 0x00000100 */ 4363 #define RCC_AHBENR_MIFEN RCC_AHBENR_MIFEN_Msk /*!< NVM interface clock enable bit */ 4364 #define RCC_AHBENR_CRCEN_Pos (12U) 4365 #define RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos) /*!< 0x00001000 */ 4366 #define RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk /*!< CRC clock enable */ 4367 #define RCC_AHBENR_TSCEN_Pos (16U) 4368 #define RCC_AHBENR_TSCEN_Msk (0x1UL << RCC_AHBENR_TSCEN_Pos) /*!< 0x00010000 */ 4369 #define RCC_AHBENR_TSCEN RCC_AHBENR_TSCEN_Msk /*!< TSC clock enable */ 4370 #define RCC_AHBENR_RNGEN_Pos (20U) 4371 #define RCC_AHBENR_RNGEN_Msk (0x1UL << RCC_AHBENR_RNGEN_Pos) /*!< 0x00100000 */ 4372 #define RCC_AHBENR_RNGEN RCC_AHBENR_RNGEN_Msk /*!< RNG clock enable */ 4373 4374 /* Reference defines */ 4375 #define RCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN /*!< DMA1 clock enable */ 4376 4377 /***************** Bit definition for RCC_APB2ENR register ******************/ 4378 #define RCC_APB2ENR_SYSCFGEN_Pos (0U) 4379 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00000001 */ 4380 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk /*!< SYSCFG clock enable */ 4381 #define RCC_APB2ENR_TIM21EN_Pos (2U) 4382 #define RCC_APB2ENR_TIM21EN_Msk (0x1UL << RCC_APB2ENR_TIM21EN_Pos) /*!< 0x00000004 */ 4383 #define RCC_APB2ENR_TIM21EN RCC_APB2ENR_TIM21EN_Msk /*!< TIM21 clock enable */ 4384 #define RCC_APB2ENR_TIM22EN_Pos (5U) 4385 #define RCC_APB2ENR_TIM22EN_Msk (0x1UL << RCC_APB2ENR_TIM22EN_Pos) /*!< 0x00000020 */ 4386 #define RCC_APB2ENR_TIM22EN RCC_APB2ENR_TIM22EN_Msk /*!< TIM22 clock enable */ 4387 #define RCC_APB2ENR_FWEN_Pos (7U) 4388 #define RCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos) /*!< 0x00000080 */ 4389 #define RCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk /*!< MiFare Firewall clock enable */ 4390 #define RCC_APB2ENR_ADCEN_Pos (9U) 4391 #define RCC_APB2ENR_ADCEN_Msk (0x1UL << RCC_APB2ENR_ADCEN_Pos) /*!< 0x00000200 */ 4392 #define RCC_APB2ENR_ADCEN RCC_APB2ENR_ADCEN_Msk /*!< ADC1 clock enable */ 4393 #define RCC_APB2ENR_SPI1EN_Pos (12U) 4394 #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */ 4395 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk /*!< SPI1 clock enable */ 4396 #define RCC_APB2ENR_USART1EN_Pos (14U) 4397 #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */ 4398 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk /*!< USART1 clock enable */ 4399 #define RCC_APB2ENR_DBGEN_Pos (22U) 4400 #define RCC_APB2ENR_DBGEN_Msk (0x1UL << RCC_APB2ENR_DBGEN_Pos) /*!< 0x00400000 */ 4401 #define RCC_APB2ENR_DBGEN RCC_APB2ENR_DBGEN_Msk /*!< DBGMCU clock enable */ 4402 4403 /* Reference defines */ 4404 4405 #define RCC_APB2ENR_MIFIEN RCC_APB2ENR_FWEN /*!< MiFare Firewall clock enable */ 4406 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN /*!< ADC1 clock enable */ 4407 #define RCC_APB2ENR_DBGMCUEN RCC_APB2ENR_DBGEN /*!< DBGMCU clock enable */ 4408 4409 /***************** Bit definition for RCC_APB1ENR register ******************/ 4410 #define RCC_APB1ENR_TIM2EN_Pos (0U) 4411 #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */ 4412 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk /*!< Timer 2 clock enable */ 4413 #define RCC_APB1ENR_TIM3EN_Pos (1U) 4414 #define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */ 4415 #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk /*!< Timer 3 clock enable */ 4416 #define RCC_APB1ENR_TIM6EN_Pos (4U) 4417 #define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */ 4418 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock enable */ 4419 #define RCC_APB1ENR_TIM7EN_Pos (5U) 4420 #define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */ 4421 #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk /*!< Timer 7 clock enable */ 4422 #define RCC_APB1ENR_LCDEN_Pos (9U) 4423 #define RCC_APB1ENR_LCDEN_Msk (0x1UL << RCC_APB1ENR_LCDEN_Pos) /*!< 0x00000200 */ 4424 #define RCC_APB1ENR_LCDEN RCC_APB1ENR_LCDEN_Msk /*!< LCD clock enable */ 4425 #define RCC_APB1ENR_WWDGEN_Pos (11U) 4426 #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */ 4427 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk /*!< Window Watchdog clock enable */ 4428 #define RCC_APB1ENR_SPI2EN_Pos (14U) 4429 #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */ 4430 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk /*!< SPI2 clock enable */ 4431 #define RCC_APB1ENR_USART2EN_Pos (17U) 4432 #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */ 4433 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk /*!< USART2 clock enable */ 4434 #define RCC_APB1ENR_LPUART1EN_Pos (18U) 4435 #define RCC_APB1ENR_LPUART1EN_Msk (0x1UL << RCC_APB1ENR_LPUART1EN_Pos) /*!< 0x00040000 */ 4436 #define RCC_APB1ENR_LPUART1EN RCC_APB1ENR_LPUART1EN_Msk /*!< LPUART1 clock enable */ 4437 #define RCC_APB1ENR_USART4EN_Pos (19U) 4438 #define RCC_APB1ENR_USART4EN_Msk (0x1UL << RCC_APB1ENR_USART4EN_Pos) /*!< 0x00080000 */ 4439 #define RCC_APB1ENR_USART4EN RCC_APB1ENR_USART4EN_Msk /*!< USART4 clock enable */ 4440 #define RCC_APB1ENR_USART5EN_Pos (20U) 4441 #define RCC_APB1ENR_USART5EN_Msk (0x1UL << RCC_APB1ENR_USART5EN_Pos) /*!< 0x00100000 */ 4442 #define RCC_APB1ENR_USART5EN RCC_APB1ENR_USART5EN_Msk /*!< USART5 clock enable */ 4443 #define RCC_APB1ENR_I2C1EN_Pos (21U) 4444 #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */ 4445 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk /*!< I2C1 clock enable */ 4446 #define RCC_APB1ENR_I2C2EN_Pos (22U) 4447 #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */ 4448 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk /*!< I2C2 clock enable */ 4449 #define RCC_APB1ENR_USBEN_Pos (23U) 4450 #define RCC_APB1ENR_USBEN_Msk (0x1UL << RCC_APB1ENR_USBEN_Pos) /*!< 0x00800000 */ 4451 #define RCC_APB1ENR_USBEN RCC_APB1ENR_USBEN_Msk /*!< USB clock enable */ 4452 #define RCC_APB1ENR_CRSEN_Pos (27U) 4453 #define RCC_APB1ENR_CRSEN_Msk (0x1UL << RCC_APB1ENR_CRSEN_Pos) /*!< 0x08000000 */ 4454 #define RCC_APB1ENR_CRSEN RCC_APB1ENR_CRSEN_Msk /*!< CRS clock enable */ 4455 #define RCC_APB1ENR_PWREN_Pos (28U) 4456 #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */ 4457 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk /*!< PWR clock enable */ 4458 #define RCC_APB1ENR_DACEN_Pos (29U) 4459 #define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */ 4460 #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk /*!< DAC clock enable */ 4461 #define RCC_APB1ENR_I2C3EN_Pos (30U) 4462 #define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x40000000 */ 4463 #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk /*!< I2C3 clock enable */ 4464 #define RCC_APB1ENR_LPTIM1EN_Pos (31U) 4465 #define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos) /*!< 0x80000000 */ 4466 #define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk /*!< LPTIM1 clock enable */ 4467 4468 /****************** Bit definition for RCC_IOPSMENR register ****************/ 4469 #define RCC_IOPSMENR_IOPASMEN_Pos (0U) 4470 #define RCC_IOPSMENR_IOPASMEN_Msk (0x1UL << RCC_IOPSMENR_IOPASMEN_Pos) /*!< 0x00000001 */ 4471 #define RCC_IOPSMENR_IOPASMEN RCC_IOPSMENR_IOPASMEN_Msk /*!< GPIO port A clock enabled in sleep mode */ 4472 #define RCC_IOPSMENR_IOPBSMEN_Pos (1U) 4473 #define RCC_IOPSMENR_IOPBSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPBSMEN_Pos) /*!< 0x00000002 */ 4474 #define RCC_IOPSMENR_IOPBSMEN RCC_IOPSMENR_IOPBSMEN_Msk /*!< GPIO port B clock enabled in sleep mode */ 4475 #define RCC_IOPSMENR_IOPCSMEN_Pos (2U) 4476 #define RCC_IOPSMENR_IOPCSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPCSMEN_Pos) /*!< 0x00000004 */ 4477 #define RCC_IOPSMENR_IOPCSMEN RCC_IOPSMENR_IOPCSMEN_Msk /*!< GPIO port C clock enabled in sleep mode */ 4478 #define RCC_IOPSMENR_IOPDSMEN_Pos (3U) 4479 #define RCC_IOPSMENR_IOPDSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPDSMEN_Pos) /*!< 0x00000008 */ 4480 #define RCC_IOPSMENR_IOPDSMEN RCC_IOPSMENR_IOPDSMEN_Msk /*!< GPIO port D clock enabled in sleep mode */ 4481 #define RCC_IOPSMENR_IOPESMEN_Pos (4U) 4482 #define RCC_IOPSMENR_IOPESMEN_Msk (0x1UL << RCC_IOPSMENR_IOPESMEN_Pos) /*!< 0x00000010 */ 4483 #define RCC_IOPSMENR_IOPESMEN RCC_IOPSMENR_IOPESMEN_Msk /*!< GPIO port E clock enabled in sleep mode */ 4484 #define RCC_IOPSMENR_IOPHSMEN_Pos (7U) 4485 #define RCC_IOPSMENR_IOPHSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPHSMEN_Pos) /*!< 0x00000080 */ 4486 #define RCC_IOPSMENR_IOPHSMEN RCC_IOPSMENR_IOPHSMEN_Msk /*!< GPIO port H clock enabled in sleep mode */ 4487 4488 /* Reference defines */ 4489 #define RCC_IOPSMENR_GPIOASMEN RCC_IOPSMENR_IOPASMEN /*!< GPIO port A clock enabled in sleep mode */ 4490 #define RCC_IOPSMENR_GPIOBSMEN RCC_IOPSMENR_IOPBSMEN /*!< GPIO port B clock enabled in sleep mode */ 4491 #define RCC_IOPSMENR_GPIOCSMEN RCC_IOPSMENR_IOPCSMEN /*!< GPIO port C clock enabled in sleep mode */ 4492 #define RCC_IOPSMENR_GPIODSMEN RCC_IOPSMENR_IOPDSMEN /*!< GPIO port D clock enabled in sleep mode */ 4493 #define RCC_IOPSMENR_GPIOESMEN RCC_IOPSMENR_IOPESMEN /*!< GPIO port E clock enabled in sleep mode */ 4494 #define RCC_IOPSMENR_GPIOHSMEN RCC_IOPSMENR_IOPHSMEN /*!< GPIO port H clock enabled in sleep mode */ 4495 4496 /***************** Bit definition for RCC_AHBSMENR register ******************/ 4497 #define RCC_AHBSMENR_DMASMEN_Pos (0U) 4498 #define RCC_AHBSMENR_DMASMEN_Msk (0x1UL << RCC_AHBSMENR_DMASMEN_Pos) /*!< 0x00000001 */ 4499 #define RCC_AHBSMENR_DMASMEN RCC_AHBSMENR_DMASMEN_Msk /*!< DMA1 clock enabled in sleep mode */ 4500 #define RCC_AHBSMENR_MIFSMEN_Pos (8U) 4501 #define RCC_AHBSMENR_MIFSMEN_Msk (0x1UL << RCC_AHBSMENR_MIFSMEN_Pos) /*!< 0x00000100 */ 4502 #define RCC_AHBSMENR_MIFSMEN RCC_AHBSMENR_MIFSMEN_Msk /*!< NVM interface clock enable during sleep mode */ 4503 #define RCC_AHBSMENR_SRAMSMEN_Pos (9U) 4504 #define RCC_AHBSMENR_SRAMSMEN_Msk (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos) /*!< 0x00000200 */ 4505 #define RCC_AHBSMENR_SRAMSMEN RCC_AHBSMENR_SRAMSMEN_Msk /*!< SRAM clock enabled in sleep mode */ 4506 #define RCC_AHBSMENR_CRCSMEN_Pos (12U) 4507 #define RCC_AHBSMENR_CRCSMEN_Msk (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos) /*!< 0x00001000 */ 4508 #define RCC_AHBSMENR_CRCSMEN RCC_AHBSMENR_CRCSMEN_Msk /*!< CRC clock enabled in sleep mode */ 4509 #define RCC_AHBSMENR_TSCSMEN_Pos (16U) 4510 #define RCC_AHBSMENR_TSCSMEN_Msk (0x1UL << RCC_AHBSMENR_TSCSMEN_Pos) /*!< 0x00010000 */ 4511 #define RCC_AHBSMENR_TSCSMEN RCC_AHBSMENR_TSCSMEN_Msk /*!< TSC clock enabled in sleep mode */ 4512 #define RCC_AHBSMENR_RNGSMEN_Pos (20U) 4513 #define RCC_AHBSMENR_RNGSMEN_Msk (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos) /*!< 0x00100000 */ 4514 #define RCC_AHBSMENR_RNGSMEN RCC_AHBSMENR_RNGSMEN_Msk /*!< RNG clock enabled in sleep mode */ 4515 4516 /* Reference defines */ 4517 #define RCC_AHBSMENR_DMA1SMEN RCC_AHBSMENR_DMASMEN /*!< DMA1 clock enabled in sleep mode */ 4518 4519 /***************** Bit definition for RCC_APB2SMENR register ******************/ 4520 #define RCC_APB2SMENR_SYSCFGSMEN_Pos (0U) 4521 #define RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos) /*!< 0x00000001 */ 4522 #define RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk /*!< SYSCFG clock enabled in sleep mode */ 4523 #define RCC_APB2SMENR_TIM21SMEN_Pos (2U) 4524 #define RCC_APB2SMENR_TIM21SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM21SMEN_Pos) /*!< 0x00000004 */ 4525 #define RCC_APB2SMENR_TIM21SMEN RCC_APB2SMENR_TIM21SMEN_Msk /*!< TIM21 clock enabled in sleep mode */ 4526 #define RCC_APB2SMENR_TIM22SMEN_Pos (5U) 4527 #define RCC_APB2SMENR_TIM22SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM22SMEN_Pos) /*!< 0x00000020 */ 4528 #define RCC_APB2SMENR_TIM22SMEN RCC_APB2SMENR_TIM22SMEN_Msk /*!< TIM22 clock enabled in sleep mode */ 4529 #define RCC_APB2SMENR_ADCSMEN_Pos (9U) 4530 #define RCC_APB2SMENR_ADCSMEN_Msk (0x1UL << RCC_APB2SMENR_ADCSMEN_Pos) /*!< 0x00000200 */ 4531 #define RCC_APB2SMENR_ADCSMEN RCC_APB2SMENR_ADCSMEN_Msk /*!< ADC1 clock enabled in sleep mode */ 4532 #define RCC_APB2SMENR_SPI1SMEN_Pos (12U) 4533 #define RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos) /*!< 0x00001000 */ 4534 #define RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk /*!< SPI1 clock enabled in sleep mode */ 4535 #define RCC_APB2SMENR_USART1SMEN_Pos (14U) 4536 #define RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos) /*!< 0x00004000 */ 4537 #define RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk /*!< USART1 clock enabled in sleep mode */ 4538 #define RCC_APB2SMENR_DBGSMEN_Pos (22U) 4539 #define RCC_APB2SMENR_DBGSMEN_Msk (0x1UL << RCC_APB2SMENR_DBGSMEN_Pos) /*!< 0x00400000 */ 4540 #define RCC_APB2SMENR_DBGSMEN RCC_APB2SMENR_DBGSMEN_Msk /*!< DBGMCU clock enabled in sleep mode */ 4541 4542 /* Reference defines */ 4543 #define RCC_APB2SMENR_ADC1SMEN RCC_APB2SMENR_ADCSMEN /*!< ADC1 clock enabled in sleep mode */ 4544 #define RCC_APB2SMENR_DBGMCUSMEN RCC_APB2SMENR_DBGSMEN /*!< DBGMCU clock enabled in sleep mode */ 4545 4546 /***************** Bit definition for RCC_APB1SMENR register ******************/ 4547 #define RCC_APB1SMENR_TIM2SMEN_Pos (0U) 4548 #define RCC_APB1SMENR_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM2SMEN_Pos) /*!< 0x00000001 */ 4549 #define RCC_APB1SMENR_TIM2SMEN RCC_APB1SMENR_TIM2SMEN_Msk /*!< Timer 2 clock enabled in sleep mode */ 4550 #define RCC_APB1SMENR_TIM3SMEN_Pos (1U) 4551 #define RCC_APB1SMENR_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM3SMEN_Pos) /*!< 0x00000002 */ 4552 #define RCC_APB1SMENR_TIM3SMEN RCC_APB1SMENR_TIM3SMEN_Msk /*!< Timer 3 clock enabled in sleep mode */ 4553 #define RCC_APB1SMENR_TIM6SMEN_Pos (4U) 4554 #define RCC_APB1SMENR_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM6SMEN_Pos) /*!< 0x00000010 */ 4555 #define RCC_APB1SMENR_TIM6SMEN RCC_APB1SMENR_TIM6SMEN_Msk /*!< Timer 6 clock enabled in sleep mode */ 4556 #define RCC_APB1SMENR_TIM7SMEN_Pos (5U) 4557 #define RCC_APB1SMENR_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM7SMEN_Pos) /*!< 0x00000020 */ 4558 #define RCC_APB1SMENR_TIM7SMEN RCC_APB1SMENR_TIM7SMEN_Msk /*!< Timer 7 clock enabled in sleep mode */ 4559 #define RCC_APB1SMENR_LCDSMEN_Pos (9U) 4560 #define RCC_APB1SMENR_LCDSMEN_Msk (0x1UL << RCC_APB1SMENR_LCDSMEN_Pos) /*!< 0x00000200 */ 4561 #define RCC_APB1SMENR_LCDSMEN RCC_APB1SMENR_LCDSMEN_Msk /*!< LCD clock enabled in sleep mode */ 4562 #define RCC_APB1SMENR_WWDGSMEN_Pos (11U) 4563 #define RCC_APB1SMENR_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR_WWDGSMEN_Pos) /*!< 0x00000800 */ 4564 #define RCC_APB1SMENR_WWDGSMEN RCC_APB1SMENR_WWDGSMEN_Msk /*!< Window Watchdog clock enabled in sleep mode */ 4565 #define RCC_APB1SMENR_SPI2SMEN_Pos (14U) 4566 #define RCC_APB1SMENR_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR_SPI2SMEN_Pos) /*!< 0x00004000 */ 4567 #define RCC_APB1SMENR_SPI2SMEN RCC_APB1SMENR_SPI2SMEN_Msk /*!< SPI2 clock enabled in sleep mode */ 4568 #define RCC_APB1SMENR_USART2SMEN_Pos (17U) 4569 #define RCC_APB1SMENR_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR_USART2SMEN_Pos) /*!< 0x00020000 */ 4570 #define RCC_APB1SMENR_USART2SMEN RCC_APB1SMENR_USART2SMEN_Msk /*!< USART2 clock enabled in sleep mode */ 4571 #define RCC_APB1SMENR_LPUART1SMEN_Pos (18U) 4572 #define RCC_APB1SMENR_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPUART1SMEN_Pos) /*!< 0x00040000 */ 4573 #define RCC_APB1SMENR_LPUART1SMEN RCC_APB1SMENR_LPUART1SMEN_Msk /*!< LPUART1 clock enabled in sleep mode */ 4574 #define RCC_APB1SMENR_USART4SMEN_Pos (19U) 4575 #define RCC_APB1SMENR_USART4SMEN_Msk (0x1UL << RCC_APB1SMENR_USART4SMEN_Pos) /*!< 0x00080000 */ 4576 #define RCC_APB1SMENR_USART4SMEN RCC_APB1SMENR_USART4SMEN_Msk /*!< USART4 clock enabled in sleep mode */ 4577 #define RCC_APB1SMENR_USART5SMEN_Pos (20U) 4578 #define RCC_APB1SMENR_USART5SMEN_Msk (0x1UL << RCC_APB1SMENR_USART5SMEN_Pos) /*!< 0x00100000 */ 4579 #define RCC_APB1SMENR_USART5SMEN RCC_APB1SMENR_USART5SMEN_Msk /*!< USART5 clock enabled in sleep mode */ 4580 #define RCC_APB1SMENR_I2C1SMEN_Pos (21U) 4581 #define RCC_APB1SMENR_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C1SMEN_Pos) /*!< 0x00200000 */ 4582 #define RCC_APB1SMENR_I2C1SMEN RCC_APB1SMENR_I2C1SMEN_Msk /*!< I2C1 clock enabled in sleep mode */ 4583 #define RCC_APB1SMENR_I2C2SMEN_Pos (22U) 4584 #define RCC_APB1SMENR_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C2SMEN_Pos) /*!< 0x00400000 */ 4585 #define RCC_APB1SMENR_I2C2SMEN RCC_APB1SMENR_I2C2SMEN_Msk /*!< I2C2 clock enabled in sleep mode */ 4586 #define RCC_APB1SMENR_USBSMEN_Pos (23U) 4587 #define RCC_APB1SMENR_USBSMEN_Msk (0x1UL << RCC_APB1SMENR_USBSMEN_Pos) /*!< 0x00800000 */ 4588 #define RCC_APB1SMENR_USBSMEN RCC_APB1SMENR_USBSMEN_Msk /*!< USB clock enabled in sleep mode */ 4589 #define RCC_APB1SMENR_CRSSMEN_Pos (27U) 4590 #define RCC_APB1SMENR_CRSSMEN_Msk (0x1UL << RCC_APB1SMENR_CRSSMEN_Pos) /*!< 0x08000000 */ 4591 #define RCC_APB1SMENR_CRSSMEN RCC_APB1SMENR_CRSSMEN_Msk /*!< CRS clock enabled in sleep mode */ 4592 #define RCC_APB1SMENR_PWRSMEN_Pos (28U) 4593 #define RCC_APB1SMENR_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR_PWRSMEN_Pos) /*!< 0x10000000 */ 4594 #define RCC_APB1SMENR_PWRSMEN RCC_APB1SMENR_PWRSMEN_Msk /*!< PWR clock enabled in sleep mode */ 4595 #define RCC_APB1SMENR_DACSMEN_Pos (29U) 4596 #define RCC_APB1SMENR_DACSMEN_Msk (0x1UL << RCC_APB1SMENR_DACSMEN_Pos) /*!< 0x20000000 */ 4597 #define RCC_APB1SMENR_DACSMEN RCC_APB1SMENR_DACSMEN_Msk /*!< DAC clock enabled in sleep mode */ 4598 #define RCC_APB1SMENR_I2C3SMEN_Pos (30U) 4599 #define RCC_APB1SMENR_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C3SMEN_Pos) /*!< 0x40000000 */ 4600 #define RCC_APB1SMENR_I2C3SMEN RCC_APB1SMENR_I2C3SMEN_Msk /*!< I2C3 clock enabled in sleep mode */ 4601 #define RCC_APB1SMENR_LPTIM1SMEN_Pos (31U) 4602 #define RCC_APB1SMENR_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPTIM1SMEN_Pos) /*!< 0x80000000 */ 4603 #define RCC_APB1SMENR_LPTIM1SMEN RCC_APB1SMENR_LPTIM1SMEN_Msk /*!< LPTIM1 clock enabled in sleep mode */ 4604 4605 /******************* Bit definition for RCC_CCIPR register *******************/ 4606 /*!< USART1 Clock source selection */ 4607 #define RCC_CCIPR_USART1SEL_Pos (0U) 4608 #define RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000003 */ 4609 #define RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk /*!< USART1SEL[1:0] bits */ 4610 #define RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000001 */ 4611 #define RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000002 */ 4612 4613 /*!< USART2 Clock source selection */ 4614 #define RCC_CCIPR_USART2SEL_Pos (2U) 4615 #define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x0000000C */ 4616 #define RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk /*!< USART2SEL[1:0] bits */ 4617 #define RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000004 */ 4618 #define RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000008 */ 4619 4620 /*!< LPUART1 Clock source selection */ 4621 #define RCC_CCIPR_LPUART1SEL_Pos (10U) 4622 #define RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x00000C00 */ 4623 #define RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk /*!< LPUART1SEL[1:0] bits */ 4624 #define RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000400 */ 4625 #define RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000800 */ 4626 4627 /*!< I2C1 Clock source selection */ 4628 #define RCC_CCIPR_I2C1SEL_Pos (12U) 4629 #define RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00003000 */ 4630 #define RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk /*!< I2C1SEL [1:0] bits */ 4631 #define RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00001000 */ 4632 #define RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00002000 */ 4633 4634 /*!< I2C3 Clock source selection */ 4635 #define RCC_CCIPR_I2C3SEL_Pos (16U) 4636 #define RCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00030000 */ 4637 #define RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk /*!< I2C3SEL [1:0] bits */ 4638 #define RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00010000 */ 4639 #define RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos) /*!< 0x00020000 */ 4640 4641 /*!< LPTIM1 Clock source selection */ 4642 #define RCC_CCIPR_LPTIM1SEL_Pos (18U) 4643 #define RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x000C0000 */ 4644 #define RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk /*!< LPTIM1SEL [1:0] bits */ 4645 #define RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00040000 */ 4646 #define RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00080000 */ 4647 4648 /*!< HSI48 Clock source selection */ 4649 #define RCC_CCIPR_HSI48SEL_Pos (26U) 4650 #define RCC_CCIPR_HSI48SEL_Msk (0x1UL << RCC_CCIPR_HSI48SEL_Pos) /*!< 0x04000000 */ 4651 #define RCC_CCIPR_HSI48SEL RCC_CCIPR_HSI48SEL_Msk /*!< HSI48 RC clock source selection bit for USB and RNG*/ 4652 4653 /* Legacy defines */ 4654 #define RCC_CCIPR_HSI48MSEL RCC_CCIPR_HSI48SEL 4655 4656 /******************* Bit definition for RCC_CSR register *******************/ 4657 #define RCC_CSR_LSION_Pos (0U) 4658 #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */ 4659 #define RCC_CSR_LSION RCC_CSR_LSION_Msk /*!< Internal Low Speed oscillator enable */ 4660 #define RCC_CSR_LSIRDY_Pos (1U) 4661 #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */ 4662 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk /*!< Internal Low Speed oscillator Ready */ 4663 4664 #define RCC_CSR_LSEON_Pos (8U) 4665 #define RCC_CSR_LSEON_Msk (0x1UL << RCC_CSR_LSEON_Pos) /*!< 0x00000100 */ 4666 #define RCC_CSR_LSEON RCC_CSR_LSEON_Msk /*!< External Low Speed oscillator enable */ 4667 #define RCC_CSR_LSERDY_Pos (9U) 4668 #define RCC_CSR_LSERDY_Msk (0x1UL << RCC_CSR_LSERDY_Pos) /*!< 0x00000200 */ 4669 #define RCC_CSR_LSERDY RCC_CSR_LSERDY_Msk /*!< External Low Speed oscillator Ready */ 4670 #define RCC_CSR_LSEBYP_Pos (10U) 4671 #define RCC_CSR_LSEBYP_Msk (0x1UL << RCC_CSR_LSEBYP_Pos) /*!< 0x00000400 */ 4672 #define RCC_CSR_LSEBYP RCC_CSR_LSEBYP_Msk /*!< External Low Speed oscillator Bypass */ 4673 4674 #define RCC_CSR_LSEDRV_Pos (11U) 4675 #define RCC_CSR_LSEDRV_Msk (0x3UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001800 */ 4676 #define RCC_CSR_LSEDRV RCC_CSR_LSEDRV_Msk /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */ 4677 #define RCC_CSR_LSEDRV_0 (0x1UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00000800 */ 4678 #define RCC_CSR_LSEDRV_1 (0x2UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001000 */ 4679 4680 #define RCC_CSR_LSECSSON_Pos (13U) 4681 #define RCC_CSR_LSECSSON_Msk (0x1UL << RCC_CSR_LSECSSON_Pos) /*!< 0x00002000 */ 4682 #define RCC_CSR_LSECSSON RCC_CSR_LSECSSON_Msk /*!< External Low Speed oscillator CSS Enable */ 4683 #define RCC_CSR_LSECSSD_Pos (14U) 4684 #define RCC_CSR_LSECSSD_Msk (0x1UL << RCC_CSR_LSECSSD_Pos) /*!< 0x00004000 */ 4685 #define RCC_CSR_LSECSSD RCC_CSR_LSECSSD_Msk /*!< External Low Speed oscillator CSS Detected */ 4686 4687 /*!< RTC configuration */ 4688 #define RCC_CSR_RTCSEL_Pos (16U) 4689 #define RCC_CSR_RTCSEL_Msk (0x3UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00030000 */ 4690 #define RCC_CSR_RTCSEL RCC_CSR_RTCSEL_Msk /*!< RTCSEL[1:0] bits (RTC clock source selection) */ 4691 #define RCC_CSR_RTCSEL_0 (0x1UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00010000 */ 4692 #define RCC_CSR_RTCSEL_1 (0x2UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00020000 */ 4693 4694 #define RCC_CSR_RTCSEL_NOCLOCK (0x00000000U) /*!< No clock */ 4695 #define RCC_CSR_RTCSEL_LSE_Pos (16U) 4696 #define RCC_CSR_RTCSEL_LSE_Msk (0x1UL << RCC_CSR_RTCSEL_LSE_Pos) /*!< 0x00010000 */ 4697 #define RCC_CSR_RTCSEL_LSE RCC_CSR_RTCSEL_LSE_Msk /*!< LSE oscillator clock used as RTC clock */ 4698 #define RCC_CSR_RTCSEL_LSI_Pos (17U) 4699 #define RCC_CSR_RTCSEL_LSI_Msk (0x1UL << RCC_CSR_RTCSEL_LSI_Pos) /*!< 0x00020000 */ 4700 #define RCC_CSR_RTCSEL_LSI RCC_CSR_RTCSEL_LSI_Msk /*!< LSI oscillator clock used as RTC clock */ 4701 #define RCC_CSR_RTCSEL_HSE_Pos (16U) 4702 #define RCC_CSR_RTCSEL_HSE_Msk (0x3UL << RCC_CSR_RTCSEL_HSE_Pos) /*!< 0x00030000 */ 4703 #define RCC_CSR_RTCSEL_HSE RCC_CSR_RTCSEL_HSE_Msk /*!< HSE oscillator clock used as RTC clock */ 4704 4705 #define RCC_CSR_RTCEN_Pos (18U) 4706 #define RCC_CSR_RTCEN_Msk (0x1UL << RCC_CSR_RTCEN_Pos) /*!< 0x00040000 */ 4707 #define RCC_CSR_RTCEN RCC_CSR_RTCEN_Msk /*!< RTC clock enable */ 4708 #define RCC_CSR_RTCRST_Pos (19U) 4709 #define RCC_CSR_RTCRST_Msk (0x1UL << RCC_CSR_RTCRST_Pos) /*!< 0x00080000 */ 4710 #define RCC_CSR_RTCRST RCC_CSR_RTCRST_Msk /*!< RTC software reset */ 4711 4712 #define RCC_CSR_RMVF_Pos (23U) 4713 #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x00800000 */ 4714 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk /*!< Remove reset flag */ 4715 #define RCC_CSR_FWRSTF_Pos (24U) 4716 #define RCC_CSR_FWRSTF_Msk (0x1UL << RCC_CSR_FWRSTF_Pos) /*!< 0x01000000 */ 4717 #define RCC_CSR_FWRSTF RCC_CSR_FWRSTF_Msk /*!< Mifare Firewall reset flag */ 4718 #define RCC_CSR_OBLRSTF_Pos (25U) 4719 #define RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos) /*!< 0x02000000 */ 4720 #define RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk /*!< OBL reset flag */ 4721 #define RCC_CSR_PINRSTF_Pos (26U) 4722 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */ 4723 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk /*!< PIN reset flag */ 4724 #define RCC_CSR_PORRSTF_Pos (27U) 4725 #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */ 4726 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk /*!< POR/PDR reset flag */ 4727 #define RCC_CSR_SFTRSTF_Pos (28U) 4728 #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */ 4729 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk /*!< Software Reset flag */ 4730 #define RCC_CSR_IWDGRSTF_Pos (29U) 4731 #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */ 4732 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk /*!< Independent Watchdog reset flag */ 4733 #define RCC_CSR_WWDGRSTF_Pos (30U) 4734 #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */ 4735 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk /*!< Window watchdog reset flag */ 4736 #define RCC_CSR_LPWRRSTF_Pos (31U) 4737 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */ 4738 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /*!< Low-Power reset flag */ 4739 4740 /* Reference defines */ 4741 #define RCC_CSR_OBL RCC_CSR_OBLRSTF /*!< OBL reset flag */ 4742 4743 4744 /******************************************************************************/ 4745 /* */ 4746 /* RNG */ 4747 /* */ 4748 /******************************************************************************/ 4749 /******************** Bits definition for RNG_CR register *******************/ 4750 #define RNG_CR_RNGEN_Pos (2U) 4751 #define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */ 4752 #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk 4753 #define RNG_CR_IE_Pos (3U) 4754 #define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000008 */ 4755 #define RNG_CR_IE RNG_CR_IE_Msk 4756 4757 /******************** Bits definition for RNG_SR register *******************/ 4758 #define RNG_SR_DRDY_Pos (0U) 4759 #define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) /*!< 0x00000001 */ 4760 #define RNG_SR_DRDY RNG_SR_DRDY_Msk 4761 #define RNG_SR_CECS_Pos (1U) 4762 #define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) /*!< 0x00000002 */ 4763 #define RNG_SR_CECS RNG_SR_CECS_Msk 4764 #define RNG_SR_SECS_Pos (2U) 4765 #define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) /*!< 0x00000004 */ 4766 #define RNG_SR_SECS RNG_SR_SECS_Msk 4767 #define RNG_SR_CEIS_Pos (5U) 4768 #define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) /*!< 0x00000020 */ 4769 #define RNG_SR_CEIS RNG_SR_CEIS_Msk 4770 #define RNG_SR_SEIS_Pos (6U) 4771 #define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) /*!< 0x00000040 */ 4772 #define RNG_SR_SEIS RNG_SR_SEIS_Msk 4773 4774 /******************************************************************************/ 4775 /* */ 4776 /* Real-Time Clock (RTC) */ 4777 /* */ 4778 /******************************************************************************/ 4779 /* 4780 * @brief Specific device feature definitions 4781 */ 4782 #define RTC_TAMPER1_SUPPORT 4783 #define RTC_TAMPER2_SUPPORT 4784 #define RTC_TAMPER3_SUPPORT 4785 #define RTC_WAKEUP_SUPPORT 4786 #define RTC_BACKUP_SUPPORT 4787 4788 /******************** Bits definition for RTC_TR register *******************/ 4789 #define RTC_TR_PM_Pos (22U) 4790 #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */ 4791 #define RTC_TR_PM RTC_TR_PM_Msk /*!< */ 4792 #define RTC_TR_HT_Pos (20U) 4793 #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */ 4794 #define RTC_TR_HT RTC_TR_HT_Msk /*!< */ 4795 #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */ 4796 #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */ 4797 #define RTC_TR_HU_Pos (16U) 4798 #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */ 4799 #define RTC_TR_HU RTC_TR_HU_Msk /*!< */ 4800 #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */ 4801 #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */ 4802 #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */ 4803 #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */ 4804 #define RTC_TR_MNT_Pos (12U) 4805 #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */ 4806 #define RTC_TR_MNT RTC_TR_MNT_Msk /*!< */ 4807 #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */ 4808 #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */ 4809 #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */ 4810 #define RTC_TR_MNU_Pos (8U) 4811 #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */ 4812 #define RTC_TR_MNU RTC_TR_MNU_Msk /*!< */ 4813 #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */ 4814 #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */ 4815 #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */ 4816 #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */ 4817 #define RTC_TR_ST_Pos (4U) 4818 #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */ 4819 #define RTC_TR_ST RTC_TR_ST_Msk /*!< */ 4820 #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */ 4821 #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */ 4822 #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */ 4823 #define RTC_TR_SU_Pos (0U) 4824 #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */ 4825 #define RTC_TR_SU RTC_TR_SU_Msk /*!< */ 4826 #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */ 4827 #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */ 4828 #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */ 4829 #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */ 4830 4831 /******************** Bits definition for RTC_DR register *******************/ 4832 #define RTC_DR_YT_Pos (20U) 4833 #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */ 4834 #define RTC_DR_YT RTC_DR_YT_Msk /*!< */ 4835 #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */ 4836 #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */ 4837 #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */ 4838 #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */ 4839 #define RTC_DR_YU_Pos (16U) 4840 #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */ 4841 #define RTC_DR_YU RTC_DR_YU_Msk /*!< */ 4842 #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */ 4843 #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */ 4844 #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */ 4845 #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */ 4846 #define RTC_DR_WDU_Pos (13U) 4847 #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */ 4848 #define RTC_DR_WDU RTC_DR_WDU_Msk /*!< */ 4849 #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */ 4850 #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */ 4851 #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */ 4852 #define RTC_DR_MT_Pos (12U) 4853 #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */ 4854 #define RTC_DR_MT RTC_DR_MT_Msk /*!< */ 4855 #define RTC_DR_MU_Pos (8U) 4856 #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */ 4857 #define RTC_DR_MU RTC_DR_MU_Msk /*!< */ 4858 #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */ 4859 #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */ 4860 #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */ 4861 #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */ 4862 #define RTC_DR_DT_Pos (4U) 4863 #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */ 4864 #define RTC_DR_DT RTC_DR_DT_Msk /*!< */ 4865 #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */ 4866 #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */ 4867 #define RTC_DR_DU_Pos (0U) 4868 #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */ 4869 #define RTC_DR_DU RTC_DR_DU_Msk /*!< */ 4870 #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */ 4871 #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */ 4872 #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */ 4873 #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */ 4874 4875 /******************** Bits definition for RTC_CR register *******************/ 4876 #define RTC_CR_COE_Pos (23U) 4877 #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ 4878 #define RTC_CR_COE RTC_CR_COE_Msk /*!< */ 4879 #define RTC_CR_OSEL_Pos (21U) 4880 #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ 4881 #define RTC_CR_OSEL RTC_CR_OSEL_Msk /*!< */ 4882 #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ 4883 #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ 4884 #define RTC_CR_POL_Pos (20U) 4885 #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ 4886 #define RTC_CR_POL RTC_CR_POL_Msk /*!< */ 4887 #define RTC_CR_COSEL_Pos (19U) 4888 #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ 4889 #define RTC_CR_COSEL RTC_CR_COSEL_Msk /*!< */ 4890 #define RTC_CR_BKP_Pos (18U) 4891 #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ 4892 #define RTC_CR_BKP RTC_CR_BKP_Msk /*!< */ 4893 #define RTC_CR_SUB1H_Pos (17U) 4894 #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ 4895 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk /*!< */ 4896 #define RTC_CR_ADD1H_Pos (16U) 4897 #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ 4898 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk /*!< */ 4899 #define RTC_CR_TSIE_Pos (15U) 4900 #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ 4901 #define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< */ 4902 #define RTC_CR_WUTIE_Pos (14U) 4903 #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ 4904 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< */ 4905 #define RTC_CR_ALRBIE_Pos (13U) 4906 #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ 4907 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk /*!< */ 4908 #define RTC_CR_ALRAIE_Pos (12U) 4909 #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ 4910 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk /*!< */ 4911 #define RTC_CR_TSE_Pos (11U) 4912 #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ 4913 #define RTC_CR_TSE RTC_CR_TSE_Msk /*!< */ 4914 #define RTC_CR_WUTE_Pos (10U) 4915 #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ 4916 #define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< */ 4917 #define RTC_CR_ALRBE_Pos (9U) 4918 #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ 4919 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk /*!< */ 4920 #define RTC_CR_ALRAE_Pos (8U) 4921 #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ 4922 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk /*!< */ 4923 #define RTC_CR_FMT_Pos (6U) 4924 #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ 4925 #define RTC_CR_FMT RTC_CR_FMT_Msk /*!< */ 4926 #define RTC_CR_BYPSHAD_Pos (5U) 4927 #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ 4928 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk /*!< */ 4929 #define RTC_CR_REFCKON_Pos (4U) 4930 #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ 4931 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk /*!< */ 4932 #define RTC_CR_TSEDGE_Pos (3U) 4933 #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ 4934 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< */ 4935 #define RTC_CR_WUCKSEL_Pos (0U) 4936 #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ 4937 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< */ 4938 #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ 4939 #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ 4940 #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ 4941 4942 /******************** Bits definition for RTC_ISR register ******************/ 4943 #define RTC_ISR_RECALPF_Pos (16U) 4944 #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */ 4945 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk /*!< */ 4946 #define RTC_ISR_TAMP3F_Pos (15U) 4947 #define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos) /*!< 0x00008000 */ 4948 #define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk /*!< */ 4949 #define RTC_ISR_TAMP2F_Pos (14U) 4950 #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */ 4951 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk /*!< */ 4952 #define RTC_ISR_TAMP1F_Pos (13U) 4953 #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */ 4954 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk /*!< */ 4955 #define RTC_ISR_TSOVF_Pos (12U) 4956 #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */ 4957 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk /*!< */ 4958 #define RTC_ISR_TSF_Pos (11U) 4959 #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */ 4960 #define RTC_ISR_TSF RTC_ISR_TSF_Msk /*!< */ 4961 #define RTC_ISR_WUTF_Pos (10U) 4962 #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */ 4963 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk /*!< */ 4964 #define RTC_ISR_ALRBF_Pos (9U) 4965 #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */ 4966 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk /*!< */ 4967 #define RTC_ISR_ALRAF_Pos (8U) 4968 #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */ 4969 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk /*!< */ 4970 #define RTC_ISR_INIT_Pos (7U) 4971 #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */ 4972 #define RTC_ISR_INIT RTC_ISR_INIT_Msk /*!< */ 4973 #define RTC_ISR_INITF_Pos (6U) 4974 #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */ 4975 #define RTC_ISR_INITF RTC_ISR_INITF_Msk /*!< */ 4976 #define RTC_ISR_RSF_Pos (5U) 4977 #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */ 4978 #define RTC_ISR_RSF RTC_ISR_RSF_Msk /*!< */ 4979 #define RTC_ISR_INITS_Pos (4U) 4980 #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */ 4981 #define RTC_ISR_INITS RTC_ISR_INITS_Msk /*!< */ 4982 #define RTC_ISR_SHPF_Pos (3U) 4983 #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */ 4984 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk /*!< */ 4985 #define RTC_ISR_WUTWF_Pos (2U) 4986 #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */ 4987 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk /*!< */ 4988 #define RTC_ISR_ALRBWF_Pos (1U) 4989 #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */ 4990 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk /*!< */ 4991 #define RTC_ISR_ALRAWF_Pos (0U) 4992 #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */ 4993 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk /*!< */ 4994 4995 /******************** Bits definition for RTC_PRER register *****************/ 4996 #define RTC_PRER_PREDIV_A_Pos (16U) 4997 #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ 4998 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk /*!< */ 4999 #define RTC_PRER_PREDIV_S_Pos (0U) 5000 #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ 5001 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk /*!< */ 5002 5003 /******************** Bits definition for RTC_WUTR register *****************/ 5004 #define RTC_WUTR_WUT_Pos (0U) 5005 #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ 5006 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk 5007 5008 /******************** Bits definition for RTC_ALRMAR register ***************/ 5009 #define RTC_ALRMAR_MSK4_Pos (31U) 5010 #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ 5011 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk /*!< */ 5012 #define RTC_ALRMAR_WDSEL_Pos (30U) 5013 #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ 5014 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk /*!< */ 5015 #define RTC_ALRMAR_DT_Pos (28U) 5016 #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ 5017 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk /*!< */ 5018 #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ 5019 #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ 5020 #define RTC_ALRMAR_DU_Pos (24U) 5021 #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ 5022 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk /*!< */ 5023 #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ 5024 #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ 5025 #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ 5026 #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ 5027 #define RTC_ALRMAR_MSK3_Pos (23U) 5028 #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ 5029 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk /*!< */ 5030 #define RTC_ALRMAR_PM_Pos (22U) 5031 #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ 5032 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk /*!< */ 5033 #define RTC_ALRMAR_HT_Pos (20U) 5034 #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ 5035 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk /*!< */ 5036 #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ 5037 #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ 5038 #define RTC_ALRMAR_HU_Pos (16U) 5039 #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ 5040 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk /*!< */ 5041 #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ 5042 #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ 5043 #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ 5044 #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ 5045 #define RTC_ALRMAR_MSK2_Pos (15U) 5046 #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ 5047 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk /*!< */ 5048 #define RTC_ALRMAR_MNT_Pos (12U) 5049 #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ 5050 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk /*!< */ 5051 #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ 5052 #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ 5053 #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ 5054 #define RTC_ALRMAR_MNU_Pos (8U) 5055 #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ 5056 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk /*!< */ 5057 #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ 5058 #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ 5059 #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ 5060 #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ 5061 #define RTC_ALRMAR_MSK1_Pos (7U) 5062 #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ 5063 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk /*!< */ 5064 #define RTC_ALRMAR_ST_Pos (4U) 5065 #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ 5066 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk /*!< */ 5067 #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ 5068 #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ 5069 #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ 5070 #define RTC_ALRMAR_SU_Pos (0U) 5071 #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ 5072 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk /*!< */ 5073 #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ 5074 #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ 5075 #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ 5076 #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ 5077 5078 /******************** Bits definition for RTC_ALRMBR register ***************/ 5079 #define RTC_ALRMBR_MSK4_Pos (31U) 5080 #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ 5081 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk /*!< */ 5082 #define RTC_ALRMBR_WDSEL_Pos (30U) 5083 #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ 5084 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk /*!< */ 5085 #define RTC_ALRMBR_DT_Pos (28U) 5086 #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ 5087 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk /*!< */ 5088 #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ 5089 #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ 5090 #define RTC_ALRMBR_DU_Pos (24U) 5091 #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ 5092 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk /*!< */ 5093 #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ 5094 #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ 5095 #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ 5096 #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ 5097 #define RTC_ALRMBR_MSK3_Pos (23U) 5098 #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ 5099 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk /*!< */ 5100 #define RTC_ALRMBR_PM_Pos (22U) 5101 #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ 5102 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk /*!< */ 5103 #define RTC_ALRMBR_HT_Pos (20U) 5104 #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ 5105 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk /*!< */ 5106 #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ 5107 #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ 5108 #define RTC_ALRMBR_HU_Pos (16U) 5109 #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ 5110 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk /*!< */ 5111 #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ 5112 #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ 5113 #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ 5114 #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ 5115 #define RTC_ALRMBR_MSK2_Pos (15U) 5116 #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ 5117 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk /*!< */ 5118 #define RTC_ALRMBR_MNT_Pos (12U) 5119 #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ 5120 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk /*!< */ 5121 #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ 5122 #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ 5123 #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ 5124 #define RTC_ALRMBR_MNU_Pos (8U) 5125 #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ 5126 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk /*!< */ 5127 #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ 5128 #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ 5129 #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ 5130 #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ 5131 #define RTC_ALRMBR_MSK1_Pos (7U) 5132 #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ 5133 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk /*!< */ 5134 #define RTC_ALRMBR_ST_Pos (4U) 5135 #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ 5136 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk /*!< */ 5137 #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ 5138 #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ 5139 #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ 5140 #define RTC_ALRMBR_SU_Pos (0U) 5141 #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ 5142 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk /*!< */ 5143 #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ 5144 #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ 5145 #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ 5146 #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ 5147 5148 /******************** Bits definition for RTC_WPR register ******************/ 5149 #define RTC_WPR_KEY_Pos (0U) 5150 #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ 5151 #define RTC_WPR_KEY RTC_WPR_KEY_Msk /*!< */ 5152 5153 /******************** Bits definition for RTC_SSR register ******************/ 5154 #define RTC_SSR_SS_Pos (0U) 5155 #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */ 5156 #define RTC_SSR_SS RTC_SSR_SS_Msk /*!< */ 5157 5158 /******************** Bits definition for RTC_SHIFTR register ***************/ 5159 #define RTC_SHIFTR_SUBFS_Pos (0U) 5160 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ 5161 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk /*!< */ 5162 #define RTC_SHIFTR_ADD1S_Pos (31U) 5163 #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ 5164 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk /*!< */ 5165 5166 /******************** Bits definition for RTC_TSTR register *****************/ 5167 #define RTC_TSTR_PM_Pos (22U) 5168 #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ 5169 #define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< */ 5170 #define RTC_TSTR_HT_Pos (20U) 5171 #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ 5172 #define RTC_TSTR_HT RTC_TSTR_HT_Msk /*!< */ 5173 #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ 5174 #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ 5175 #define RTC_TSTR_HU_Pos (16U) 5176 #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ 5177 #define RTC_TSTR_HU RTC_TSTR_HU_Msk /*!< */ 5178 #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ 5179 #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ 5180 #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ 5181 #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ 5182 #define RTC_TSTR_MNT_Pos (12U) 5183 #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ 5184 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk /*!< */ 5185 #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ 5186 #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ 5187 #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ 5188 #define RTC_TSTR_MNU_Pos (8U) 5189 #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ 5190 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk /*!< */ 5191 #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ 5192 #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ 5193 #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ 5194 #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ 5195 #define RTC_TSTR_ST_Pos (4U) 5196 #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ 5197 #define RTC_TSTR_ST RTC_TSTR_ST_Msk /*!< */ 5198 #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ 5199 #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ 5200 #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ 5201 #define RTC_TSTR_SU_Pos (0U) 5202 #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ 5203 #define RTC_TSTR_SU RTC_TSTR_SU_Msk /*!< */ 5204 #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ 5205 #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ 5206 #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ 5207 #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ 5208 5209 /******************** Bits definition for RTC_TSDR register *****************/ 5210 #define RTC_TSDR_WDU_Pos (13U) 5211 #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ 5212 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< */ 5213 #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ 5214 #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ 5215 #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ 5216 #define RTC_TSDR_MT_Pos (12U) 5217 #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ 5218 #define RTC_TSDR_MT RTC_TSDR_MT_Msk /*!< */ 5219 #define RTC_TSDR_MU_Pos (8U) 5220 #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ 5221 #define RTC_TSDR_MU RTC_TSDR_MU_Msk /*!< */ 5222 #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ 5223 #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ 5224 #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ 5225 #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ 5226 #define RTC_TSDR_DT_Pos (4U) 5227 #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ 5228 #define RTC_TSDR_DT RTC_TSDR_DT_Msk /*!< */ 5229 #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ 5230 #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ 5231 #define RTC_TSDR_DU_Pos (0U) 5232 #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ 5233 #define RTC_TSDR_DU RTC_TSDR_DU_Msk /*!< */ 5234 #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ 5235 #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ 5236 #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ 5237 #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ 5238 5239 /******************** Bits definition for RTC_TSSSR register ****************/ 5240 #define RTC_TSSSR_SS_Pos (0U) 5241 #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ 5242 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk 5243 5244 /******************** Bits definition for RTC_CALR register *****************/ 5245 #define RTC_CALR_CALP_Pos (15U) 5246 #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ 5247 #define RTC_CALR_CALP RTC_CALR_CALP_Msk /*!< */ 5248 #define RTC_CALR_CALW8_Pos (14U) 5249 #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ 5250 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk /*!< */ 5251 #define RTC_CALR_CALW16_Pos (13U) 5252 #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ 5253 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk /*!< */ 5254 #define RTC_CALR_CALM_Pos (0U) 5255 #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ 5256 #define RTC_CALR_CALM RTC_CALR_CALM_Msk /*!< */ 5257 #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ 5258 #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ 5259 #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ 5260 #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ 5261 #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ 5262 #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ 5263 #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ 5264 #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ 5265 #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ 5266 5267 /* Legacy defines */ 5268 #define RTC_CAL_CALP RTC_CALR_CALP 5269 #define RTC_CAL_CALW8 RTC_CALR_CALW8 5270 #define RTC_CAL_CALW16 RTC_CALR_CALW16 5271 #define RTC_CAL_CALM RTC_CALR_CALM 5272 #define RTC_CAL_CALM_0 RTC_CALR_CALM_0 5273 #define RTC_CAL_CALM_1 RTC_CALR_CALM_1 5274 #define RTC_CAL_CALM_2 RTC_CALR_CALM_2 5275 #define RTC_CAL_CALM_3 RTC_CALR_CALM_3 5276 #define RTC_CAL_CALM_4 RTC_CALR_CALM_4 5277 #define RTC_CAL_CALM_5 RTC_CALR_CALM_5 5278 #define RTC_CAL_CALM_6 RTC_CALR_CALM_6 5279 #define RTC_CAL_CALM_7 RTC_CALR_CALM_7 5280 #define RTC_CAL_CALM_8 RTC_CALR_CALM_8 5281 5282 /******************** Bits definition for RTC_TAMPCR register ****************/ 5283 #define RTC_TAMPCR_TAMP3MF_Pos (24U) 5284 #define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos) /*!< 0x01000000 */ 5285 #define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk /*!< */ 5286 #define RTC_TAMPCR_TAMP3NOERASE_Pos (23U) 5287 #define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos) /*!< 0x00800000 */ 5288 #define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk /*!< */ 5289 #define RTC_TAMPCR_TAMP3IE_Pos (22U) 5290 #define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos) /*!< 0x00400000 */ 5291 #define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk /*!< */ 5292 #define RTC_TAMPCR_TAMP2MF_Pos (21U) 5293 #define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) /*!< 0x00200000 */ 5294 #define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk /*!< */ 5295 #define RTC_TAMPCR_TAMP2NOERASE_Pos (20U) 5296 #define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) /*!< 0x00100000 */ 5297 #define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk /*!< */ 5298 #define RTC_TAMPCR_TAMP2IE_Pos (19U) 5299 #define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) /*!< 0x00080000 */ 5300 #define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk /*!< */ 5301 #define RTC_TAMPCR_TAMP1MF_Pos (18U) 5302 #define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) /*!< 0x00040000 */ 5303 #define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk /*!< */ 5304 #define RTC_TAMPCR_TAMP1NOERASE_Pos (17U) 5305 #define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) /*!< 0x00020000 */ 5306 #define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk /*!< */ 5307 #define RTC_TAMPCR_TAMP1IE_Pos (16U) 5308 #define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) /*!< 0x00010000 */ 5309 #define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk /*!< */ 5310 #define RTC_TAMPCR_TAMPPUDIS_Pos (15U) 5311 #define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) /*!< 0x00008000 */ 5312 #define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk /*!< */ 5313 #define RTC_TAMPCR_TAMPPRCH_Pos (13U) 5314 #define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00006000 */ 5315 #define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk /*!< */ 5316 #define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00002000 */ 5317 #define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00004000 */ 5318 #define RTC_TAMPCR_TAMPFLT_Pos (11U) 5319 #define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001800 */ 5320 #define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk /*!< */ 5321 #define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00000800 */ 5322 #define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001000 */ 5323 #define RTC_TAMPCR_TAMPFREQ_Pos (8U) 5324 #define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000700 */ 5325 #define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk /*!< */ 5326 #define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000100 */ 5327 #define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000200 */ 5328 #define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000400 */ 5329 #define RTC_TAMPCR_TAMPTS_Pos (7U) 5330 #define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) /*!< 0x00000080 */ 5331 #define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk /*!< */ 5332 #define RTC_TAMPCR_TAMP3TRG_Pos (6U) 5333 #define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos) /*!< 0x00000040 */ 5334 #define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk /*!< */ 5335 #define RTC_TAMPCR_TAMP3E_Pos (5U) 5336 #define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos) /*!< 0x00000020 */ 5337 #define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk /*!< */ 5338 #define RTC_TAMPCR_TAMP2TRG_Pos (4U) 5339 #define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) /*!< 0x00000010 */ 5340 #define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk /*!< */ 5341 #define RTC_TAMPCR_TAMP2E_Pos (3U) 5342 #define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) /*!< 0x00000008 */ 5343 #define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk /*!< */ 5344 #define RTC_TAMPCR_TAMPIE_Pos (2U) 5345 #define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) /*!< 0x00000004 */ 5346 #define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk /*!< */ 5347 #define RTC_TAMPCR_TAMP1TRG_Pos (1U) 5348 #define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) /*!< 0x00000002 */ 5349 #define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk /*!< */ 5350 #define RTC_TAMPCR_TAMP1E_Pos (0U) 5351 #define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) /*!< 0x00000001 */ 5352 #define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk /*!< */ 5353 5354 /******************** Bits definition for RTC_ALRMASSR register *************/ 5355 #define RTC_ALRMASSR_MASKSS_Pos (24U) 5356 #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ 5357 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk 5358 #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ 5359 #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ 5360 #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ 5361 #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ 5362 #define RTC_ALRMASSR_SS_Pos (0U) 5363 #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ 5364 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk 5365 5366 /******************** Bits definition for RTC_ALRMBSSR register *************/ 5367 #define RTC_ALRMBSSR_MASKSS_Pos (24U) 5368 #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ 5369 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk 5370 #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ 5371 #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ 5372 #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ 5373 #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ 5374 #define RTC_ALRMBSSR_SS_Pos (0U) 5375 #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ 5376 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk 5377 5378 /******************** Bits definition for RTC_OR register ****************/ 5379 #define RTC_OR_OUT_RMP_Pos (1U) 5380 #define RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) /*!< 0x00000002 */ 5381 #define RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk /*!< */ 5382 #define RTC_OR_ALARMOUTTYPE_Pos (0U) 5383 #define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) /*!< 0x00000001 */ 5384 #define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk /*!< */ 5385 5386 /* Legacy defines */ 5387 #define RTC_OR_RTC_OUT_RMP RTC_OR_OUT_RMP 5388 5389 /******************** Bits definition for RTC_BKP0R register ****************/ 5390 #define RTC_BKP0R_Pos (0U) 5391 #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */ 5392 #define RTC_BKP0R RTC_BKP0R_Msk /*!< */ 5393 5394 /******************** Bits definition for RTC_BKP1R register ****************/ 5395 #define RTC_BKP1R_Pos (0U) 5396 #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */ 5397 #define RTC_BKP1R RTC_BKP1R_Msk /*!< */ 5398 5399 /******************** Bits definition for RTC_BKP2R register ****************/ 5400 #define RTC_BKP2R_Pos (0U) 5401 #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */ 5402 #define RTC_BKP2R RTC_BKP2R_Msk /*!< */ 5403 5404 /******************** Bits definition for RTC_BKP3R register ****************/ 5405 #define RTC_BKP3R_Pos (0U) 5406 #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */ 5407 #define RTC_BKP3R RTC_BKP3R_Msk /*!< */ 5408 5409 /******************** Bits definition for RTC_BKP4R register ****************/ 5410 #define RTC_BKP4R_Pos (0U) 5411 #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */ 5412 #define RTC_BKP4R RTC_BKP4R_Msk /*!< */ 5413 5414 /******************** Number of backup registers ******************************/ 5415 #define RTC_BKP_NUMBER (0x00000005U) /*!< */ 5416 5417 /******************************************************************************/ 5418 /* */ 5419 /* Serial Peripheral Interface (SPI) */ 5420 /* */ 5421 /******************************************************************************/ 5422 5423 /* 5424 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5425 */ 5426 #define SPI_I2S_SUPPORT /*!< I2S support */ 5427 5428 /******************* Bit definition for SPI_CR1 register ********************/ 5429 #define SPI_CR1_CPHA_Pos (0U) 5430 #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ 5431 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ 5432 #define SPI_CR1_CPOL_Pos (1U) 5433 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ 5434 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity */ 5435 #define SPI_CR1_MSTR_Pos (2U) 5436 #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */ 5437 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!< Master Selection */ 5438 #define SPI_CR1_BR_Pos (3U) 5439 #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */ 5440 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!< BR[2:0] bits (Baud Rate Control) */ 5441 #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */ 5442 #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */ 5443 #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */ 5444 #define SPI_CR1_SPE_Pos (6U) 5445 #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */ 5446 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!< SPI Enable */ 5447 #define SPI_CR1_LSBFIRST_Pos (7U) 5448 #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */ 5449 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!< Frame Format */ 5450 #define SPI_CR1_SSI_Pos (8U) 5451 #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */ 5452 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!< Internal slave select */ 5453 #define SPI_CR1_SSM_Pos (9U) 5454 #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */ 5455 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!< Software slave management */ 5456 #define SPI_CR1_RXONLY_Pos (10U) 5457 #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */ 5458 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!< Receive only */ 5459 #define SPI_CR1_DFF_Pos (11U) 5460 #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */ 5461 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!< Data Frame Format */ 5462 #define SPI_CR1_CRCNEXT_Pos (12U) 5463 #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */ 5464 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!< Transmit CRC next */ 5465 #define SPI_CR1_CRCEN_Pos (13U) 5466 #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */ 5467 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!< Hardware CRC calculation enable */ 5468 #define SPI_CR1_BIDIOE_Pos (14U) 5469 #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */ 5470 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!< Output enable in bidirectional mode */ 5471 #define SPI_CR1_BIDIMODE_Pos (15U) 5472 #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */ 5473 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!< Bidirectional data mode enable */ 5474 5475 /******************* Bit definition for SPI_CR2 register ********************/ 5476 #define SPI_CR2_RXDMAEN_Pos (0U) 5477 #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */ 5478 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */ 5479 #define SPI_CR2_TXDMAEN_Pos (1U) 5480 #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */ 5481 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */ 5482 #define SPI_CR2_SSOE_Pos (2U) 5483 #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */ 5484 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */ 5485 #define SPI_CR2_FRF_Pos (4U) 5486 #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */ 5487 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!< Frame Format Enable */ 5488 #define SPI_CR2_ERRIE_Pos (5U) 5489 #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */ 5490 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */ 5491 #define SPI_CR2_RXNEIE_Pos (6U) 5492 #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */ 5493 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */ 5494 #define SPI_CR2_TXEIE_Pos (7U) 5495 #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */ 5496 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */ 5497 5498 /******************** Bit definition for SPI_SR register ********************/ 5499 #define SPI_SR_RXNE_Pos (0U) 5500 #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */ 5501 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */ 5502 #define SPI_SR_TXE_Pos (1U) 5503 #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */ 5504 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */ 5505 #define SPI_SR_CHSIDE_Pos (2U) 5506 #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */ 5507 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ 5508 #define SPI_SR_UDR_Pos (3U) 5509 #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */ 5510 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */ 5511 #define SPI_SR_CRCERR_Pos (4U) 5512 #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */ 5513 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */ 5514 #define SPI_SR_MODF_Pos (5U) 5515 #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */ 5516 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */ 5517 #define SPI_SR_OVR_Pos (6U) 5518 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */ 5519 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */ 5520 #define SPI_SR_BSY_Pos (7U) 5521 #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */ 5522 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */ 5523 #define SPI_SR_FRE_Pos (8U) 5524 #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */ 5525 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!< TI frame format error */ 5526 5527 /******************** Bit definition for SPI_DR register ********************/ 5528 #define SPI_DR_DR_Pos (0U) 5529 #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */ 5530 #define SPI_DR_DR SPI_DR_DR_Msk /*!< Data Register */ 5531 5532 /******************* Bit definition for SPI_CRCPR register ******************/ 5533 #define SPI_CRCPR_CRCPOLY_Pos (0U) 5534 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */ 5535 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!< CRC polynomial register */ 5536 5537 /****************** Bit definition for SPI_RXCRCR register ******************/ 5538 #define SPI_RXCRCR_RXCRC_Pos (0U) 5539 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */ 5540 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!< Rx CRC Register */ 5541 5542 /****************** Bit definition for SPI_TXCRCR register ******************/ 5543 #define SPI_TXCRCR_TXCRC_Pos (0U) 5544 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */ 5545 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!< Tx CRC Register */ 5546 5547 /****************** Bit definition for SPI_I2SCFGR register *****************/ 5548 #define SPI_I2SCFGR_CHLEN_Pos (0U) 5549 #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */ 5550 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */ 5551 #define SPI_I2SCFGR_DATLEN_Pos (1U) 5552 #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */ 5553 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */ 5554 #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */ 5555 #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */ 5556 #define SPI_I2SCFGR_CKPOL_Pos (3U) 5557 #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */ 5558 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */ 5559 #define SPI_I2SCFGR_I2SSTD_Pos (4U) 5560 #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */ 5561 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */ 5562 #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */ 5563 #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */ 5564 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) 5565 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */ 5566 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */ 5567 #define SPI_I2SCFGR_I2SCFG_Pos (8U) 5568 #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */ 5569 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */ 5570 #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */ 5571 #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */ 5572 #define SPI_I2SCFGR_I2SE_Pos (10U) 5573 #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */ 5574 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */ 5575 #define SPI_I2SCFGR_I2SMOD_Pos (11U) 5576 #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */ 5577 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */ 5578 #define SPI_I2SCFGR_ASTRTEN_Pos (12U) 5579 #define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */ 5580 #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */ 5581 /****************** Bit definition for SPI_I2SPR register *******************/ 5582 #define SPI_I2SPR_I2SDIV_Pos (0U) 5583 #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */ 5584 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */ 5585 #define SPI_I2SPR_ODD_Pos (8U) 5586 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */ 5587 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */ 5588 #define SPI_I2SPR_MCKOE_Pos (9U) 5589 #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */ 5590 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */ 5591 5592 /******************************************************************************/ 5593 /* */ 5594 /* System Configuration (SYSCFG) */ 5595 /* */ 5596 /******************************************************************************/ 5597 /***************** Bit definition for SYSCFG_CFGR1 register ****************/ 5598 #define SYSCFG_CFGR1_MEM_MODE_Pos (0U) 5599 #define SYSCFG_CFGR1_MEM_MODE_Msk (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */ 5600 #define SYSCFG_CFGR1_MEM_MODE SYSCFG_CFGR1_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */ 5601 #define SYSCFG_CFGR1_MEM_MODE_0 (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */ 5602 #define SYSCFG_CFGR1_MEM_MODE_1 (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */ 5603 #define SYSCFG_CFGR1_UFB_Pos (3U) 5604 #define SYSCFG_CFGR1_UFB_Msk (0x1UL << SYSCFG_CFGR1_UFB_Pos) /*!< 0x00000008 */ 5605 #define SYSCFG_CFGR1_UFB SYSCFG_CFGR1_UFB_Msk /*!< User bank swapping */ 5606 #define SYSCFG_CFGR1_BOOT_MODE_Pos (8U) 5607 #define SYSCFG_CFGR1_BOOT_MODE_Msk (0x3UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000300 */ 5608 #define SYSCFG_CFGR1_BOOT_MODE SYSCFG_CFGR1_BOOT_MODE_Msk /*!< SYSCFG_Boot mode Config */ 5609 #define SYSCFG_CFGR1_BOOT_MODE_0 (0x1UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000100 */ 5610 #define SYSCFG_CFGR1_BOOT_MODE_1 (0x2UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000200 */ 5611 5612 /***************** Bit definition for SYSCFG_CFGR2 register ****************/ 5613 #define SYSCFG_CFGR2_FWDISEN_Pos (0U) 5614 #define SYSCFG_CFGR2_FWDISEN_Msk (0x1UL << SYSCFG_CFGR2_FWDISEN_Pos) /*!< 0x00000001 */ 5615 #define SYSCFG_CFGR2_FWDISEN SYSCFG_CFGR2_FWDISEN_Msk /*!< Firewall disable bit */ 5616 #define SYSCFG_CFGR2_CAPA_Pos (1U) 5617 #define SYSCFG_CFGR2_CAPA_Msk (0x1FUL << SYSCFG_CFGR2_CAPA_Pos) /*!< 0x0000003E */ 5618 #define SYSCFG_CFGR2_CAPA SYSCFG_CFGR2_CAPA_Msk /*!< Connection of internal Vlcd rail to external capacitors */ 5619 #define SYSCFG_CFGR2_CAPA_0 (0x01UL << SYSCFG_CFGR2_CAPA_Pos) /*!< 0x00000002 */ 5620 #define SYSCFG_CFGR2_CAPA_1 (0x02UL << SYSCFG_CFGR2_CAPA_Pos) /*!< 0x00000004 */ 5621 #define SYSCFG_CFGR2_CAPA_2 (0x04UL << SYSCFG_CFGR2_CAPA_Pos) /*!< 0x00000008 */ 5622 #define SYSCFG_CFGR2_CAPA_3 (0x08UL << SYSCFG_CFGR2_CAPA_Pos) /*!< 0x00000010 */ 5623 #define SYSCFG_CFGR2_CAPA_4 (0x10UL << SYSCFG_CFGR2_CAPA_Pos) /*!< 0x00000020 */ 5624 #define SYSCFG_CFGR2_I2C_PB6_FMP_Pos (8U) 5625 #define SYSCFG_CFGR2_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB6_FMP_Pos) /*!< 0x00000100 */ 5626 #define SYSCFG_CFGR2_I2C_PB6_FMP SYSCFG_CFGR2_I2C_PB6_FMP_Msk /*!< I2C PB6 Fast mode plus */ 5627 #define SYSCFG_CFGR2_I2C_PB7_FMP_Pos (9U) 5628 #define SYSCFG_CFGR2_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB7_FMP_Pos) /*!< 0x00000200 */ 5629 #define SYSCFG_CFGR2_I2C_PB7_FMP SYSCFG_CFGR2_I2C_PB7_FMP_Msk /*!< I2C PB7 Fast mode plus */ 5630 #define SYSCFG_CFGR2_I2C_PB8_FMP_Pos (10U) 5631 #define SYSCFG_CFGR2_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB8_FMP_Pos) /*!< 0x00000400 */ 5632 #define SYSCFG_CFGR2_I2C_PB8_FMP SYSCFG_CFGR2_I2C_PB8_FMP_Msk /*!< I2C PB8 Fast mode plus */ 5633 #define SYSCFG_CFGR2_I2C_PB9_FMP_Pos (11U) 5634 #define SYSCFG_CFGR2_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB9_FMP_Pos) /*!< 0x00000800 */ 5635 #define SYSCFG_CFGR2_I2C_PB9_FMP SYSCFG_CFGR2_I2C_PB9_FMP_Msk /*!< I2C PB9 Fast mode plus */ 5636 #define SYSCFG_CFGR2_I2C1_FMP_Pos (12U) 5637 #define SYSCFG_CFGR2_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C1_FMP_Pos) /*!< 0x00001000 */ 5638 #define SYSCFG_CFGR2_I2C1_FMP SYSCFG_CFGR2_I2C1_FMP_Msk /*!< I2C1 Fast mode plus */ 5639 #define SYSCFG_CFGR2_I2C2_FMP_Pos (13U) 5640 #define SYSCFG_CFGR2_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C2_FMP_Pos) /*!< 0x00002000 */ 5641 #define SYSCFG_CFGR2_I2C2_FMP SYSCFG_CFGR2_I2C2_FMP_Msk /*!< I2C2 Fast mode plus */ 5642 #define SYSCFG_CFGR2_I2C3_FMP_Pos (14U) 5643 #define SYSCFG_CFGR2_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C3_FMP_Pos) /*!< 0x00004000 */ 5644 #define SYSCFG_CFGR2_I2C3_FMP SYSCFG_CFGR2_I2C3_FMP_Msk /*!< I2C3 Fast mode plus */ 5645 5646 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/ 5647 #define SYSCFG_EXTICR1_EXTI0_Pos (0U) 5648 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */ 5649 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ 5650 #define SYSCFG_EXTICR1_EXTI1_Pos (4U) 5651 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */ 5652 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ 5653 #define SYSCFG_EXTICR1_EXTI2_Pos (8U) 5654 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */ 5655 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ 5656 #define SYSCFG_EXTICR1_EXTI3_Pos (12U) 5657 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */ 5658 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ 5659 5660 /** 5661 * @brief EXTI0 configuration 5662 */ 5663 #define SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) /*!< PA[0] pin */ 5664 #define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) /*!< PB[0] pin */ 5665 #define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) /*!< PC[0] pin */ 5666 #define SYSCFG_EXTICR1_EXTI0_PD (0x00000003U) /*!< PD[0] pin */ 5667 #define SYSCFG_EXTICR1_EXTI0_PE (0x00000004U) /*!< PE[0] pin */ 5668 #define SYSCFG_EXTICR1_EXTI0_PH (0x00000005U) /*!< PH[0] pin */ 5669 5670 /** 5671 * @brief EXTI1 configuration 5672 */ 5673 #define SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) /*!< PA[1] pin */ 5674 #define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) /*!< PB[1] pin */ 5675 #define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) /*!< PC[1] pin */ 5676 #define SYSCFG_EXTICR1_EXTI1_PD (0x00000030U) /*!< PD[1] pin */ 5677 #define SYSCFG_EXTICR1_EXTI1_PE (0x00000040U) /*!< PE[1] pin */ 5678 #define SYSCFG_EXTICR1_EXTI1_PH (0x00000050U) /*!< PH[1] pin */ 5679 5680 /** 5681 * @brief EXTI2 configuration 5682 */ 5683 #define SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) /*!< PA[2] pin */ 5684 #define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) /*!< PB[2] pin */ 5685 #define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) /*!< PC[2] pin */ 5686 #define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) /*!< PD[2] pin */ 5687 #define SYSCFG_EXTICR1_EXTI2_PE (0x00000400U) /*!< PE[2] pin */ 5688 5689 /** 5690 * @brief EXTI3 configuration 5691 */ 5692 #define SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) /*!< PA[3] pin */ 5693 #define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) /*!< PB[3] pin */ 5694 #define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) /*!< PC[3] pin */ 5695 #define SYSCFG_EXTICR1_EXTI3_PD (0x00003000U) /*!< PD[3] pin */ 5696 #define SYSCFG_EXTICR1_EXTI3_PE (0x00004000U) /*!< PE[3] pin */ 5697 5698 /***************** Bit definition for SYSCFG_EXTICR2 register *****************/ 5699 #define SYSCFG_EXTICR2_EXTI4_Pos (0U) 5700 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */ 5701 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ 5702 #define SYSCFG_EXTICR2_EXTI5_Pos (4U) 5703 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */ 5704 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ 5705 #define SYSCFG_EXTICR2_EXTI6_Pos (8U) 5706 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */ 5707 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ 5708 #define SYSCFG_EXTICR2_EXTI7_Pos (12U) 5709 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */ 5710 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ 5711 5712 /** 5713 * @brief EXTI4 configuration 5714 */ 5715 #define SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) /*!< PA[4] pin */ 5716 #define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) /*!< PB[4] pin */ 5717 #define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) /*!< PC[4] pin */ 5718 #define SYSCFG_EXTICR2_EXTI4_PD (0x00000003U) /*!< PD[4] pin */ 5719 #define SYSCFG_EXTICR2_EXTI4_PE (0x00000004U) /*!< PE[4] pin */ 5720 5721 /** 5722 * @brief EXTI5 configuration 5723 */ 5724 #define SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) /*!< PA[5] pin */ 5725 #define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) /*!< PB[5] pin */ 5726 #define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) /*!< PC[5] pin */ 5727 #define SYSCFG_EXTICR2_EXTI5_PD (0x00000030U) /*!< PD[5] pin */ 5728 #define SYSCFG_EXTICR2_EXTI5_PE (0x00000040U) /*!< PE[5] pin */ 5729 5730 /** 5731 * @brief EXTI6 configuration 5732 */ 5733 #define SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) /*!< PA[6] pin */ 5734 #define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) /*!< PB[6] pin */ 5735 #define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) /*!< PC[6] pin */ 5736 #define SYSCFG_EXTICR2_EXTI6_PD (0x00000300U) /*!< PD[6] pin */ 5737 #define SYSCFG_EXTICR2_EXTI6_PE (0x00000400U) /*!< PE[6] pin */ 5738 5739 /** 5740 * @brief EXTI7 configuration 5741 */ 5742 #define SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) /*!< PA[7] pin */ 5743 #define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) /*!< PB[7] pin */ 5744 #define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) /*!< PC[7] pin */ 5745 #define SYSCFG_EXTICR2_EXTI7_PD (0x00003000U) /*!< PD[7] pin */ 5746 #define SYSCFG_EXTICR2_EXTI7_PE (0x00004000U) /*!< PE[7] pin */ 5747 5748 /***************** Bit definition for SYSCFG_EXTICR3 register *****************/ 5749 #define SYSCFG_EXTICR3_EXTI8_Pos (0U) 5750 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */ 5751 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ 5752 #define SYSCFG_EXTICR3_EXTI9_Pos (4U) 5753 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */ 5754 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ 5755 #define SYSCFG_EXTICR3_EXTI10_Pos (8U) 5756 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */ 5757 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ 5758 #define SYSCFG_EXTICR3_EXTI11_Pos (12U) 5759 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */ 5760 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ 5761 5762 /** 5763 * @brief EXTI8 configuration 5764 */ 5765 #define SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) /*!< PA[8] pin */ 5766 #define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) /*!< PB[8] pin */ 5767 #define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) /*!< PC[8] pin */ 5768 #define SYSCFG_EXTICR3_EXTI8_PD (0x00000003U) /*!< PD[8] pin */ 5769 #define SYSCFG_EXTICR3_EXTI8_PE (0x00000004U) /*!< PE[8] pin */ 5770 5771 /** 5772 * @brief EXTI9 configuration 5773 */ 5774 #define SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) /*!< PA[9] pin */ 5775 #define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) /*!< PB[9] pin */ 5776 #define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) /*!< PC[9] pin */ 5777 #define SYSCFG_EXTICR3_EXTI9_PD (0x00000030U) /*!< PD[9] pin */ 5778 #define SYSCFG_EXTICR3_EXTI9_PE (0x00000040U) /*!< PE[9] pin */ 5779 #define SYSCFG_EXTICR3_EXTI9_PH (0x00000050U) /*!< PH[9] pin */ 5780 5781 /** 5782 * @brief EXTI10 configuration 5783 */ 5784 #define SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) /*!< PA[10] pin */ 5785 #define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) /*!< PB[10] pin */ 5786 #define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) /*!< PC[10] pin */ 5787 #define SYSCFG_EXTICR3_EXTI10_PD (0x00000300U) /*!< PD[10] pin */ 5788 #define SYSCFG_EXTICR3_EXTI10_PE (0x00000400U) /*!< PE[10] pin */ 5789 #define SYSCFG_EXTICR3_EXTI10_PH (0x00000500U) /*!< PH[10] pin */ 5790 5791 /** 5792 * @brief EXTI11 configuration 5793 */ 5794 #define SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) /*!< PA[11] pin */ 5795 #define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) /*!< PB[11] pin */ 5796 #define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) /*!< PC[11] pin */ 5797 #define SYSCFG_EXTICR3_EXTI11_PD (0x00003000U) /*!< PD[11] pin */ 5798 #define SYSCFG_EXTICR3_EXTI11_PE (0x00004000U) /*!< PE[11] pin */ 5799 5800 /***************** Bit definition for SYSCFG_EXTICR4 register *****************/ 5801 #define SYSCFG_EXTICR4_EXTI12_Pos (0U) 5802 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */ 5803 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ 5804 #define SYSCFG_EXTICR4_EXTI13_Pos (4U) 5805 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */ 5806 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ 5807 #define SYSCFG_EXTICR4_EXTI14_Pos (8U) 5808 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */ 5809 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ 5810 #define SYSCFG_EXTICR4_EXTI15_Pos (12U) 5811 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */ 5812 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ 5813 5814 /** 5815 * @brief EXTI12 configuration 5816 */ 5817 #define SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) /*!< PA[12] pin */ 5818 #define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) /*!< PB[12] pin */ 5819 #define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) /*!< PC[12] pin */ 5820 #define SYSCFG_EXTICR4_EXTI12_PD (0x00000003U) /*!< PD[12] pin */ 5821 #define SYSCFG_EXTICR4_EXTI12_PE (0x00000004U) /*!< PE[12] pin */ 5822 5823 /** 5824 * @brief EXTI13 configuration 5825 */ 5826 #define SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) /*!< PA[13] pin */ 5827 #define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) /*!< PB[13] pin */ 5828 #define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) /*!< PC[13] pin */ 5829 #define SYSCFG_EXTICR4_EXTI13_PD (0x00000030U) /*!< PD[13] pin */ 5830 #define SYSCFG_EXTICR4_EXTI13_PE (0x00000040U) /*!< PE[13] pin */ 5831 5832 /** 5833 * @brief EXTI14 configuration 5834 */ 5835 #define SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) /*!< PA[14] pin */ 5836 #define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) /*!< PB[14] pin */ 5837 #define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) /*!< PC[14] pin */ 5838 #define SYSCFG_EXTICR4_EXTI14_PD (0x00000300U) /*!< PD[14] pin */ 5839 #define SYSCFG_EXTICR4_EXTI14_PE (0x00000400U) /*!< PE[14] pin */ 5840 5841 /** 5842 * @brief EXTI15 configuration 5843 */ 5844 #define SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) /*!< PA[15] pin */ 5845 #define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) /*!< PB[15] pin */ 5846 #define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) /*!< PC[15] pin */ 5847 #define SYSCFG_EXTICR4_EXTI15_PD (0x00003000U) /*!< PD[15] pin */ 5848 #define SYSCFG_EXTICR4_EXTI15_PE (0x00004000U) /*!< PE[15] pin */ 5849 5850 5851 /***************** Bit definition for SYSCFG_CFGR3 register ****************/ 5852 #define SYSCFG_CFGR3_EN_VREFINT_Pos (0U) 5853 #define SYSCFG_CFGR3_EN_VREFINT_Msk (0x1UL << SYSCFG_CFGR3_EN_VREFINT_Pos) /*!< 0x00000100 */ 5854 #define SYSCFG_CFGR3_EN_VREFINT SYSCFG_CFGR3_EN_VREFINT_Msk /*!< Vref Enable bit */ 5855 #define SYSCFG_CFGR3_VREF_OUT_Pos (4U) 5856 #define SYSCFG_CFGR3_VREF_OUT_Msk (0x3UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000030 */ 5857 #define SYSCFG_CFGR3_VREF_OUT SYSCFG_CFGR3_VREF_OUT_Msk /*!< Verf_ADC connection bit */ 5858 #define SYSCFG_CFGR3_VREF_OUT_0 (0x1UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000010 */ 5859 #define SYSCFG_CFGR3_VREF_OUT_1 (0x2UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000020 */ 5860 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos (8U) 5861 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) /*!< 0x00000100 */ 5862 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk /*!< VREFINT reference for ADC enable bit */ 5863 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos (9U) 5864 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) /*!< 0x00000200 */ 5865 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk /*!< Sensor reference for ADC enable bit */ 5866 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos (12U) 5867 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk (0x1UL << SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) /*!< 0x00001000 */ 5868 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk /*!< VREFINT reference for comparator 2 enable bit */ 5869 #define SYSCFG_CFGR3_ENREF_HSI48_Pos (13U) 5870 #define SYSCFG_CFGR3_ENREF_HSI48_Msk (0x1UL << SYSCFG_CFGR3_ENREF_HSI48_Pos) /*!< 0x00002000 */ 5871 #define SYSCFG_CFGR3_ENREF_HSI48 SYSCFG_CFGR3_ENREF_HSI48_Msk /*!< VREFINT reference or 48 MHz RC oscillator enable bit */ 5872 #define SYSCFG_CFGR3_VREFINT_RDYF_Pos (30U) 5873 #define SYSCFG_CFGR3_VREFINT_RDYF_Msk (0x1UL << SYSCFG_CFGR3_VREFINT_RDYF_Pos) /*!< 0x40000000 */ 5874 #define SYSCFG_CFGR3_VREFINT_RDYF SYSCFG_CFGR3_VREFINT_RDYF_Msk /*!< VREFINT ready flag */ 5875 #define SYSCFG_CFGR3_REF_LOCK_Pos (31U) 5876 #define SYSCFG_CFGR3_REF_LOCK_Msk (0x1UL << SYSCFG_CFGR3_REF_LOCK_Pos) /*!< 0x80000000 */ 5877 #define SYSCFG_CFGR3_REF_LOCK SYSCFG_CFGR3_REF_LOCK_Msk /*!< CFGR3 lock bit */ 5878 5879 /* Legacy defines */ 5880 5881 #define SYSCFG_CFGR3_EN_BGAP SYSCFG_CFGR3_EN_VREFINT 5882 #define SYSCFG_CFGR3_ENBUF_BGAP_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC 5883 #define SYSCFG_CFGR3_ENBUFLP_BGAP_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP 5884 #define SYSCFG_CFGR3_ENREF_RC48MHz SYSCFG_CFGR3_ENREF_HSI48 5885 #define SYSCFG_CFGR3_REF_RC48MHz_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5886 #define SYSCFG_CFGR3_REF_HSI48_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5887 #define SYSCFG_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5888 #define SYSCFG_CFGR3_SENSOR_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5889 #define SYSCFG_CFGR3_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5890 #define SYSCFG_CFGR3_VREFINT_COMP_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5891 5892 /******************************************************************************/ 5893 /* */ 5894 /* Timers (TIM)*/ 5895 /* */ 5896 /******************************************************************************/ 5897 /* 5898 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5899 */ 5900 #define TIM_TIM2_REMAP_HSI_SUPPORT /*!<Support remap HSI on TIM2 */ 5901 #define TIM_TIM2_REMAP_HSI48_SUPPORT /*!<Support remap HSI48 on TIM2 */ 5902 5903 /******************* Bit definition for TIM_CR1 register ********************/ 5904 #define TIM_CR1_CEN_Pos (0U) 5905 #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ 5906 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */ 5907 #define TIM_CR1_UDIS_Pos (1U) 5908 #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */ 5909 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */ 5910 #define TIM_CR1_URS_Pos (2U) 5911 #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */ 5912 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */ 5913 #define TIM_CR1_OPM_Pos (3U) 5914 #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */ 5915 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */ 5916 #define TIM_CR1_DIR_Pos (4U) 5917 #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */ 5918 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */ 5919 5920 #define TIM_CR1_CMS_Pos (5U) 5921 #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */ 5922 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */ 5923 #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x00000020 */ 5924 #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x00000040 */ 5925 5926 #define TIM_CR1_ARPE_Pos (7U) 5927 #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */ 5928 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */ 5929 5930 #define TIM_CR1_CKD_Pos (8U) 5931 #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */ 5932 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */ 5933 #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x00000100 */ 5934 #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x00000200 */ 5935 5936 /******************* Bit definition for TIM_CR2 register ********************/ 5937 #define TIM_CR2_CCDS_Pos (3U) 5938 #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */ 5939 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */ 5940 5941 #define TIM_CR2_MMS_Pos (4U) 5942 #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */ 5943 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */ 5944 #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x00000010 */ 5945 #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x00000020 */ 5946 #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x00000040 */ 5947 5948 #define TIM_CR2_TI1S_Pos (7U) 5949 #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */ 5950 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */ 5951 5952 /******************* Bit definition for TIM_SMCR register *******************/ 5953 #define TIM_SMCR_SMS_Pos (0U) 5954 #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */ 5955 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */ 5956 #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */ 5957 #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */ 5958 #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */ 5959 5960 #define TIM_SMCR_TS_Pos (4U) 5961 #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */ 5962 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */ 5963 #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x00000010 */ 5964 #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x00000020 */ 5965 #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x00000040 */ 5966 5967 #define TIM_SMCR_MSM_Pos (7U) 5968 #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */ 5969 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */ 5970 5971 #define TIM_SMCR_ETF_Pos (8U) 5972 #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */ 5973 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */ 5974 #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */ 5975 #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */ 5976 #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */ 5977 #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */ 5978 5979 #define TIM_SMCR_ETPS_Pos (12U) 5980 #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */ 5981 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */ 5982 #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */ 5983 #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */ 5984 5985 #define TIM_SMCR_ECE_Pos (14U) 5986 #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */ 5987 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */ 5988 #define TIM_SMCR_ETP_Pos (15U) 5989 #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */ 5990 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */ 5991 5992 /******************* Bit definition for TIM_DIER register *******************/ 5993 #define TIM_DIER_UIE_Pos (0U) 5994 #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */ 5995 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */ 5996 #define TIM_DIER_CC1IE_Pos (1U) 5997 #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */ 5998 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */ 5999 #define TIM_DIER_CC2IE_Pos (2U) 6000 #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */ 6001 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */ 6002 #define TIM_DIER_CC3IE_Pos (3U) 6003 #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */ 6004 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */ 6005 #define TIM_DIER_CC4IE_Pos (4U) 6006 #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */ 6007 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */ 6008 #define TIM_DIER_TIE_Pos (6U) 6009 #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */ 6010 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */ 6011 #define TIM_DIER_UDE_Pos (8U) 6012 #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */ 6013 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */ 6014 #define TIM_DIER_CC1DE_Pos (9U) 6015 #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */ 6016 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */ 6017 #define TIM_DIER_CC2DE_Pos (10U) 6018 #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */ 6019 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */ 6020 #define TIM_DIER_CC3DE_Pos (11U) 6021 #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */ 6022 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */ 6023 #define TIM_DIER_CC4DE_Pos (12U) 6024 #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */ 6025 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */ 6026 #define TIM_DIER_TDE_Pos (14U) 6027 #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */ 6028 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */ 6029 6030 /******************** Bit definition for TIM_SR register ********************/ 6031 #define TIM_SR_UIF_Pos (0U) 6032 #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */ 6033 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */ 6034 #define TIM_SR_CC1IF_Pos (1U) 6035 #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */ 6036 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */ 6037 #define TIM_SR_CC2IF_Pos (2U) 6038 #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */ 6039 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */ 6040 #define TIM_SR_CC3IF_Pos (3U) 6041 #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */ 6042 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */ 6043 #define TIM_SR_CC4IF_Pos (4U) 6044 #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */ 6045 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */ 6046 #define TIM_SR_TIF_Pos (6U) 6047 #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */ 6048 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */ 6049 #define TIM_SR_CC1OF_Pos (9U) 6050 #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */ 6051 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */ 6052 #define TIM_SR_CC2OF_Pos (10U) 6053 #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */ 6054 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */ 6055 #define TIM_SR_CC3OF_Pos (11U) 6056 #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */ 6057 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */ 6058 #define TIM_SR_CC4OF_Pos (12U) 6059 #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */ 6060 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */ 6061 6062 /******************* Bit definition for TIM_EGR register ********************/ 6063 #define TIM_EGR_UG_Pos (0U) 6064 #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */ 6065 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */ 6066 #define TIM_EGR_CC1G_Pos (1U) 6067 #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */ 6068 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */ 6069 #define TIM_EGR_CC2G_Pos (2U) 6070 #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */ 6071 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */ 6072 #define TIM_EGR_CC3G_Pos (3U) 6073 #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */ 6074 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */ 6075 #define TIM_EGR_CC4G_Pos (4U) 6076 #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */ 6077 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */ 6078 #define TIM_EGR_TG_Pos (6U) 6079 #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */ 6080 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */ 6081 6082 /****************** Bit definition for TIM_CCMR1 register *******************/ 6083 #define TIM_CCMR1_CC1S_Pos (0U) 6084 #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */ 6085 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ 6086 #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */ 6087 #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */ 6088 6089 #define TIM_CCMR1_OC1FE_Pos (2U) 6090 #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */ 6091 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */ 6092 #define TIM_CCMR1_OC1PE_Pos (3U) 6093 #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */ 6094 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */ 6095 6096 #define TIM_CCMR1_OC1M_Pos (4U) 6097 #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */ 6098 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ 6099 #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */ 6100 #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */ 6101 #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */ 6102 6103 #define TIM_CCMR1_OC1CE_Pos (7U) 6104 #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */ 6105 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */ 6106 6107 #define TIM_CCMR1_CC2S_Pos (8U) 6108 #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */ 6109 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ 6110 #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */ 6111 #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */ 6112 6113 #define TIM_CCMR1_OC2FE_Pos (10U) 6114 #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */ 6115 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */ 6116 #define TIM_CCMR1_OC2PE_Pos (11U) 6117 #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */ 6118 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */ 6119 6120 #define TIM_CCMR1_OC2M_Pos (12U) 6121 #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */ 6122 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ 6123 #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */ 6124 #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */ 6125 #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */ 6126 6127 #define TIM_CCMR1_OC2CE_Pos (15U) 6128 #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */ 6129 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */ 6130 6131 /*----------------------------------------------------------------------------*/ 6132 6133 #define TIM_CCMR1_IC1PSC_Pos (2U) 6134 #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */ 6135 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ 6136 #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */ 6137 #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */ 6138 6139 #define TIM_CCMR1_IC1F_Pos (4U) 6140 #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */ 6141 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ 6142 #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */ 6143 #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */ 6144 #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */ 6145 #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */ 6146 6147 #define TIM_CCMR1_IC2PSC_Pos (10U) 6148 #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */ 6149 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ 6150 #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */ 6151 #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */ 6152 6153 #define TIM_CCMR1_IC2F_Pos (12U) 6154 #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */ 6155 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ 6156 #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */ 6157 #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */ 6158 #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */ 6159 #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */ 6160 6161 /****************** Bit definition for TIM_CCMR2 register *******************/ 6162 #define TIM_CCMR2_CC3S_Pos (0U) 6163 #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */ 6164 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ 6165 #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */ 6166 #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */ 6167 6168 #define TIM_CCMR2_OC3FE_Pos (2U) 6169 #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */ 6170 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */ 6171 #define TIM_CCMR2_OC3PE_Pos (3U) 6172 #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */ 6173 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */ 6174 6175 #define TIM_CCMR2_OC3M_Pos (4U) 6176 #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */ 6177 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ 6178 #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */ 6179 #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */ 6180 #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */ 6181 6182 #define TIM_CCMR2_OC3CE_Pos (7U) 6183 #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */ 6184 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */ 6185 6186 #define TIM_CCMR2_CC4S_Pos (8U) 6187 #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */ 6188 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ 6189 #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */ 6190 #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */ 6191 6192 #define TIM_CCMR2_OC4FE_Pos (10U) 6193 #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */ 6194 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */ 6195 #define TIM_CCMR2_OC4PE_Pos (11U) 6196 #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */ 6197 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */ 6198 6199 #define TIM_CCMR2_OC4M_Pos (12U) 6200 #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */ 6201 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ 6202 #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */ 6203 #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */ 6204 #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */ 6205 6206 #define TIM_CCMR2_OC4CE_Pos (15U) 6207 #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */ 6208 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */ 6209 6210 /*----------------------------------------------------------------------------*/ 6211 6212 #define TIM_CCMR2_IC3PSC_Pos (2U) 6213 #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */ 6214 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ 6215 #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */ 6216 #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */ 6217 6218 #define TIM_CCMR2_IC3F_Pos (4U) 6219 #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */ 6220 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ 6221 #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */ 6222 #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */ 6223 #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */ 6224 #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */ 6225 6226 #define TIM_CCMR2_IC4PSC_Pos (10U) 6227 #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */ 6228 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ 6229 #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */ 6230 #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */ 6231 6232 #define TIM_CCMR2_IC4F_Pos (12U) 6233 #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */ 6234 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ 6235 #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */ 6236 #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */ 6237 #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */ 6238 #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */ 6239 6240 /******************* Bit definition for TIM_CCER register *******************/ 6241 #define TIM_CCER_CC1E_Pos (0U) 6242 #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */ 6243 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */ 6244 #define TIM_CCER_CC1P_Pos (1U) 6245 #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */ 6246 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */ 6247 #define TIM_CCER_CC1NP_Pos (3U) 6248 #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */ 6249 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */ 6250 #define TIM_CCER_CC2E_Pos (4U) 6251 #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */ 6252 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */ 6253 #define TIM_CCER_CC2P_Pos (5U) 6254 #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */ 6255 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */ 6256 #define TIM_CCER_CC2NP_Pos (7U) 6257 #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */ 6258 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */ 6259 #define TIM_CCER_CC3E_Pos (8U) 6260 #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */ 6261 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */ 6262 #define TIM_CCER_CC3P_Pos (9U) 6263 #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */ 6264 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */ 6265 #define TIM_CCER_CC3NP_Pos (11U) 6266 #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */ 6267 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */ 6268 #define TIM_CCER_CC4E_Pos (12U) 6269 #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */ 6270 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */ 6271 #define TIM_CCER_CC4P_Pos (13U) 6272 #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */ 6273 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */ 6274 #define TIM_CCER_CC4NP_Pos (15U) 6275 #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */ 6276 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */ 6277 6278 /******************* Bit definition for TIM_CNT register ********************/ 6279 #define TIM_CNT_CNT_Pos (0U) 6280 #define TIM_CNT_CNT_Msk (0xFFFFUL << TIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 6281 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */ 6282 6283 /******************* Bit definition for TIM_PSC register ********************/ 6284 #define TIM_PSC_PSC_Pos (0U) 6285 #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */ 6286 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */ 6287 6288 /******************* Bit definition for TIM_ARR register ********************/ 6289 #define TIM_ARR_ARR_Pos (0U) 6290 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 6291 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */ 6292 6293 /******************* Bit definition for TIM_CCR1 register *******************/ 6294 #define TIM_CCR1_CCR1_Pos (0U) 6295 #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */ 6296 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */ 6297 6298 /******************* Bit definition for TIM_CCR2 register *******************/ 6299 #define TIM_CCR2_CCR2_Pos (0U) 6300 #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */ 6301 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */ 6302 6303 /******************* Bit definition for TIM_CCR3 register *******************/ 6304 #define TIM_CCR3_CCR3_Pos (0U) 6305 #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */ 6306 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */ 6307 6308 /******************* Bit definition for TIM_CCR4 register *******************/ 6309 #define TIM_CCR4_CCR4_Pos (0U) 6310 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */ 6311 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */ 6312 6313 /******************* Bit definition for TIM_DCR register ********************/ 6314 #define TIM_DCR_DBA_Pos (0U) 6315 #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */ 6316 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */ 6317 #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x00000001 */ 6318 #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x00000002 */ 6319 #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x00000004 */ 6320 #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x00000008 */ 6321 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ 6322 6323 #define TIM_DCR_DBL_Pos (8U) 6324 #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */ 6325 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */ 6326 #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x00000100 */ 6327 #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x00000200 */ 6328 #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x00000400 */ 6329 #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x00000800 */ 6330 #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x00001000 */ 6331 6332 /******************* Bit definition for TIM_DMAR register *******************/ 6333 #define TIM_DMAR_DMAB_Pos (0U) 6334 #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */ 6335 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */ 6336 6337 /******************* Bit definition for TIM_OR register *********************/ 6338 #define TIM2_OR_ETR_RMP_Pos (0U) 6339 #define TIM2_OR_ETR_RMP_Msk (0x7UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000007 */ 6340 #define TIM2_OR_ETR_RMP TIM2_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM2 ETR remap) */ 6341 #define TIM2_OR_ETR_RMP_0 (0x1UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6342 #define TIM2_OR_ETR_RMP_1 (0x2UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6343 #define TIM2_OR_ETR_RMP_2 (0x4UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000004 */ 6344 #define TIM2_OR_TI4_RMP_Pos (3U) 6345 #define TIM2_OR_TI4_RMP_Msk (0x3UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000018 */ 6346 #define TIM2_OR_TI4_RMP TIM2_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM2 Input 4 remap) */ 6347 #define TIM2_OR_TI4_RMP_0 (0x1UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000008 */ 6348 #define TIM2_OR_TI4_RMP_1 (0x2UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000010 */ 6349 6350 #define TIM21_OR_ETR_RMP_Pos (0U) 6351 #define TIM21_OR_ETR_RMP_Msk (0x3UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 6352 #define TIM21_OR_ETR_RMP TIM21_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM21 ETR remap) */ 6353 #define TIM21_OR_ETR_RMP_0 (0x1UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6354 #define TIM21_OR_ETR_RMP_1 (0x2UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6355 #define TIM21_OR_TI1_RMP_Pos (2U) 6356 #define TIM21_OR_TI1_RMP_Msk (0x7UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x0000001C */ 6357 #define TIM21_OR_TI1_RMP TIM21_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM21 Input 1 remap) */ 6358 #define TIM21_OR_TI1_RMP_0 (0x1UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 6359 #define TIM21_OR_TI1_RMP_1 (0x2UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 6360 #define TIM21_OR_TI1_RMP_2 (0x4UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000010 */ 6361 #define TIM21_OR_TI2_RMP_Pos (5U) 6362 #define TIM21_OR_TI2_RMP_Msk (0x1UL << TIM21_OR_TI2_RMP_Pos) /*!< 0x00000020 */ 6363 #define TIM21_OR_TI2_RMP TIM21_OR_TI2_RMP_Msk /*!<TI2_RMP bit (TIM21 Input 2 remap) */ 6364 6365 #define TIM22_OR_ETR_RMP_Pos (0U) 6366 #define TIM22_OR_ETR_RMP_Msk (0x3UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 6367 #define TIM22_OR_ETR_RMP TIM22_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM22 ETR remap) */ 6368 #define TIM22_OR_ETR_RMP_0 (0x1UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6369 #define TIM22_OR_ETR_RMP_1 (0x2UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6370 #define TIM22_OR_TI1_RMP_Pos (2U) 6371 #define TIM22_OR_TI1_RMP_Msk (0x3UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x0000000C */ 6372 #define TIM22_OR_TI1_RMP TIM22_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM22 Input 1 remap) */ 6373 #define TIM22_OR_TI1_RMP_0 (0x1UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 6374 #define TIM22_OR_TI1_RMP_1 (0x2UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 6375 6376 #define TIM3_OR_ETR_RMP_Pos (0U) 6377 #define TIM3_OR_ETR_RMP_Msk (0x3UL << TIM3_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 6378 #define TIM3_OR_ETR_RMP TIM3_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM3 ETR remap) */ 6379 #define TIM3_OR_ETR_RMP_0 (0x1UL << TIM3_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 6380 #define TIM3_OR_ETR_RMP_1 (0x2UL << TIM3_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 6381 #define TIM3_OR_TI1_RMP_Pos (2U) 6382 #define TIM3_OR_TI1_RMP_Msk (0x1UL << TIM3_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 6383 #define TIM3_OR_TI1_RMP TIM3_OR_TI1_RMP_Msk /*!<TI1_RMP[2] bit */ 6384 #define TIM3_OR_TI2_RMP_Pos (3U) 6385 #define TIM3_OR_TI2_RMP_Msk (0x1UL << TIM3_OR_TI2_RMP_Pos) /*!< 0x00000008 */ 6386 #define TIM3_OR_TI2_RMP TIM3_OR_TI2_RMP_Msk /*!<TI2_RMP[3] bit */ 6387 #define TIM3_OR_TI4_RMP_Pos (4U) 6388 #define TIM3_OR_TI4_RMP_Msk (0x1UL << TIM3_OR_TI4_RMP_Pos) /*!< 0x00000010 */ 6389 #define TIM3_OR_TI4_RMP TIM3_OR_TI4_RMP_Msk /*!<TI4_RMP[4] bit */ 6390 6391 6392 /******************************************************************************/ 6393 /* */ 6394 /* Touch Sensing Controller (TSC) */ 6395 /* */ 6396 /******************************************************************************/ 6397 /******************* Bit definition for TSC_CR register *********************/ 6398 #define TSC_CR_TSCE_Pos (0U) 6399 #define TSC_CR_TSCE_Msk (0x1UL << TSC_CR_TSCE_Pos) /*!< 0x00000001 */ 6400 #define TSC_CR_TSCE TSC_CR_TSCE_Msk /*!<Touch sensing controller enable */ 6401 #define TSC_CR_START_Pos (1U) 6402 #define TSC_CR_START_Msk (0x1UL << TSC_CR_START_Pos) /*!< 0x00000002 */ 6403 #define TSC_CR_START TSC_CR_START_Msk /*!<Start acquisition */ 6404 #define TSC_CR_AM_Pos (2U) 6405 #define TSC_CR_AM_Msk (0x1UL << TSC_CR_AM_Pos) /*!< 0x00000004 */ 6406 #define TSC_CR_AM TSC_CR_AM_Msk /*!<Acquisition mode */ 6407 #define TSC_CR_SYNCPOL_Pos (3U) 6408 #define TSC_CR_SYNCPOL_Msk (0x1UL << TSC_CR_SYNCPOL_Pos) /*!< 0x00000008 */ 6409 #define TSC_CR_SYNCPOL TSC_CR_SYNCPOL_Msk /*!<Synchronization pin polarity */ 6410 #define TSC_CR_IODEF_Pos (4U) 6411 #define TSC_CR_IODEF_Msk (0x1UL << TSC_CR_IODEF_Pos) /*!< 0x00000010 */ 6412 #define TSC_CR_IODEF TSC_CR_IODEF_Msk /*!<IO default mode */ 6413 6414 #define TSC_CR_MCV_Pos (5U) 6415 #define TSC_CR_MCV_Msk (0x7UL << TSC_CR_MCV_Pos) /*!< 0x000000E0 */ 6416 #define TSC_CR_MCV TSC_CR_MCV_Msk /*!<MCV[2:0] bits (Max Count Value) */ 6417 #define TSC_CR_MCV_0 (0x1UL << TSC_CR_MCV_Pos) /*!< 0x00000020 */ 6418 #define TSC_CR_MCV_1 (0x2UL << TSC_CR_MCV_Pos) /*!< 0x00000040 */ 6419 #define TSC_CR_MCV_2 (0x4UL << TSC_CR_MCV_Pos) /*!< 0x00000080 */ 6420 6421 #define TSC_CR_PGPSC_Pos (12U) 6422 #define TSC_CR_PGPSC_Msk (0x7UL << TSC_CR_PGPSC_Pos) /*!< 0x00007000 */ 6423 #define TSC_CR_PGPSC TSC_CR_PGPSC_Msk /*!<PGPSC[2:0] bits (Pulse Generator Prescaler) */ 6424 #define TSC_CR_PGPSC_0 (0x1UL << TSC_CR_PGPSC_Pos) /*!< 0x00001000 */ 6425 #define TSC_CR_PGPSC_1 (0x2UL << TSC_CR_PGPSC_Pos) /*!< 0x00002000 */ 6426 #define TSC_CR_PGPSC_2 (0x4UL << TSC_CR_PGPSC_Pos) /*!< 0x00004000 */ 6427 6428 #define TSC_CR_SSPSC_Pos (15U) 6429 #define TSC_CR_SSPSC_Msk (0x1UL << TSC_CR_SSPSC_Pos) /*!< 0x00008000 */ 6430 #define TSC_CR_SSPSC TSC_CR_SSPSC_Msk /*!<Spread Spectrum Prescaler */ 6431 #define TSC_CR_SSE_Pos (16U) 6432 #define TSC_CR_SSE_Msk (0x1UL << TSC_CR_SSE_Pos) /*!< 0x00010000 */ 6433 #define TSC_CR_SSE TSC_CR_SSE_Msk /*!<Spread Spectrum Enable */ 6434 6435 #define TSC_CR_SSD_Pos (17U) 6436 #define TSC_CR_SSD_Msk (0x7FUL << TSC_CR_SSD_Pos) /*!< 0x00FE0000 */ 6437 #define TSC_CR_SSD TSC_CR_SSD_Msk /*!<SSD[6:0] bits (Spread Spectrum Deviation) */ 6438 #define TSC_CR_SSD_0 (0x01UL << TSC_CR_SSD_Pos) /*!< 0x00020000 */ 6439 #define TSC_CR_SSD_1 (0x02UL << TSC_CR_SSD_Pos) /*!< 0x00040000 */ 6440 #define TSC_CR_SSD_2 (0x04UL << TSC_CR_SSD_Pos) /*!< 0x00080000 */ 6441 #define TSC_CR_SSD_3 (0x08UL << TSC_CR_SSD_Pos) /*!< 0x00100000 */ 6442 #define TSC_CR_SSD_4 (0x10UL << TSC_CR_SSD_Pos) /*!< 0x00200000 */ 6443 #define TSC_CR_SSD_5 (0x20UL << TSC_CR_SSD_Pos) /*!< 0x00400000 */ 6444 #define TSC_CR_SSD_6 (0x40UL << TSC_CR_SSD_Pos) /*!< 0x00800000 */ 6445 6446 #define TSC_CR_CTPL_Pos (24U) 6447 #define TSC_CR_CTPL_Msk (0xFUL << TSC_CR_CTPL_Pos) /*!< 0x0F000000 */ 6448 #define TSC_CR_CTPL TSC_CR_CTPL_Msk /*!<CTPL[3:0] bits (Charge Transfer pulse low) */ 6449 #define TSC_CR_CTPL_0 (0x1UL << TSC_CR_CTPL_Pos) /*!< 0x01000000 */ 6450 #define TSC_CR_CTPL_1 (0x2UL << TSC_CR_CTPL_Pos) /*!< 0x02000000 */ 6451 #define TSC_CR_CTPL_2 (0x4UL << TSC_CR_CTPL_Pos) /*!< 0x04000000 */ 6452 #define TSC_CR_CTPL_3 (0x8UL << TSC_CR_CTPL_Pos) /*!< 0x08000000 */ 6453 6454 #define TSC_CR_CTPH_Pos (28U) 6455 #define TSC_CR_CTPH_Msk (0xFUL << TSC_CR_CTPH_Pos) /*!< 0xF0000000 */ 6456 #define TSC_CR_CTPH TSC_CR_CTPH_Msk /*!<CTPH[3:0] bits (Charge Transfer pulse high) */ 6457 #define TSC_CR_CTPH_0 (0x1UL << TSC_CR_CTPH_Pos) /*!< 0x10000000 */ 6458 #define TSC_CR_CTPH_1 (0x2UL << TSC_CR_CTPH_Pos) /*!< 0x20000000 */ 6459 #define TSC_CR_CTPH_2 (0x4UL << TSC_CR_CTPH_Pos) /*!< 0x40000000 */ 6460 #define TSC_CR_CTPH_3 (0x8UL << TSC_CR_CTPH_Pos) /*!< 0x80000000 */ 6461 6462 /******************* Bit definition for TSC_IER register ********************/ 6463 #define TSC_IER_EOAIE_Pos (0U) 6464 #define TSC_IER_EOAIE_Msk (0x1UL << TSC_IER_EOAIE_Pos) /*!< 0x00000001 */ 6465 #define TSC_IER_EOAIE TSC_IER_EOAIE_Msk /*!<End of acquisition interrupt enable */ 6466 #define TSC_IER_MCEIE_Pos (1U) 6467 #define TSC_IER_MCEIE_Msk (0x1UL << TSC_IER_MCEIE_Pos) /*!< 0x00000002 */ 6468 #define TSC_IER_MCEIE TSC_IER_MCEIE_Msk /*!<Max count error interrupt enable */ 6469 6470 /******************* Bit definition for TSC_ICR register ********************/ 6471 #define TSC_ICR_EOAIC_Pos (0U) 6472 #define TSC_ICR_EOAIC_Msk (0x1UL << TSC_ICR_EOAIC_Pos) /*!< 0x00000001 */ 6473 #define TSC_ICR_EOAIC TSC_ICR_EOAIC_Msk /*!<End of acquisition interrupt clear */ 6474 #define TSC_ICR_MCEIC_Pos (1U) 6475 #define TSC_ICR_MCEIC_Msk (0x1UL << TSC_ICR_MCEIC_Pos) /*!< 0x00000002 */ 6476 #define TSC_ICR_MCEIC TSC_ICR_MCEIC_Msk /*!<Max count error interrupt clear */ 6477 6478 /******************* Bit definition for TSC_ISR register ********************/ 6479 #define TSC_ISR_EOAF_Pos (0U) 6480 #define TSC_ISR_EOAF_Msk (0x1UL << TSC_ISR_EOAF_Pos) /*!< 0x00000001 */ 6481 #define TSC_ISR_EOAF TSC_ISR_EOAF_Msk /*!<End of acquisition flag */ 6482 #define TSC_ISR_MCEF_Pos (1U) 6483 #define TSC_ISR_MCEF_Msk (0x1UL << TSC_ISR_MCEF_Pos) /*!< 0x00000002 */ 6484 #define TSC_ISR_MCEF TSC_ISR_MCEF_Msk /*!<Max count error flag */ 6485 6486 /******************* Bit definition for TSC_IOHCR register ******************/ 6487 #define TSC_IOHCR_G1_IO1_Pos (0U) 6488 #define TSC_IOHCR_G1_IO1_Msk (0x1UL << TSC_IOHCR_G1_IO1_Pos) /*!< 0x00000001 */ 6489 #define TSC_IOHCR_G1_IO1 TSC_IOHCR_G1_IO1_Msk /*!<GROUP1_IO1 schmitt trigger hysteresis mode */ 6490 #define TSC_IOHCR_G1_IO2_Pos (1U) 6491 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */ 6492 #define TSC_IOHCR_G1_IO2 TSC_IOHCR_G1_IO2_Msk /*!<GROUP1_IO2 schmitt trigger hysteresis mode */ 6493 #define TSC_IOHCR_G1_IO3_Pos (2U) 6494 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */ 6495 #define TSC_IOHCR_G1_IO3 TSC_IOHCR_G1_IO3_Msk /*!<GROUP1_IO3 schmitt trigger hysteresis mode */ 6496 #define TSC_IOHCR_G1_IO4_Pos (3U) 6497 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */ 6498 #define TSC_IOHCR_G1_IO4 TSC_IOHCR_G1_IO4_Msk /*!<GROUP1_IO4 schmitt trigger hysteresis mode */ 6499 #define TSC_IOHCR_G2_IO1_Pos (4U) 6500 #define TSC_IOHCR_G2_IO1_Msk (0x1UL << TSC_IOHCR_G2_IO1_Pos) /*!< 0x00000010 */ 6501 #define TSC_IOHCR_G2_IO1 TSC_IOHCR_G2_IO1_Msk /*!<GROUP2_IO1 schmitt trigger hysteresis mode */ 6502 #define TSC_IOHCR_G2_IO2_Pos (5U) 6503 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */ 6504 #define TSC_IOHCR_G2_IO2 TSC_IOHCR_G2_IO2_Msk /*!<GROUP2_IO2 schmitt trigger hysteresis mode */ 6505 #define TSC_IOHCR_G2_IO3_Pos (6U) 6506 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */ 6507 #define TSC_IOHCR_G2_IO3 TSC_IOHCR_G2_IO3_Msk /*!<GROUP2_IO3 schmitt trigger hysteresis mode */ 6508 #define TSC_IOHCR_G2_IO4_Pos (7U) 6509 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */ 6510 #define TSC_IOHCR_G2_IO4 TSC_IOHCR_G2_IO4_Msk /*!<GROUP2_IO4 schmitt trigger hysteresis mode */ 6511 #define TSC_IOHCR_G3_IO1_Pos (8U) 6512 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */ 6513 #define TSC_IOHCR_G3_IO1 TSC_IOHCR_G3_IO1_Msk /*!<GROUP3_IO1 schmitt trigger hysteresis mode */ 6514 #define TSC_IOHCR_G3_IO2_Pos (9U) 6515 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */ 6516 #define TSC_IOHCR_G3_IO2 TSC_IOHCR_G3_IO2_Msk /*!<GROUP3_IO2 schmitt trigger hysteresis mode */ 6517 #define TSC_IOHCR_G3_IO3_Pos (10U) 6518 #define TSC_IOHCR_G3_IO3_Msk (0x1UL << TSC_IOHCR_G3_IO3_Pos) /*!< 0x00000400 */ 6519 #define TSC_IOHCR_G3_IO3 TSC_IOHCR_G3_IO3_Msk /*!<GROUP3_IO3 schmitt trigger hysteresis mode */ 6520 #define TSC_IOHCR_G3_IO4_Pos (11U) 6521 #define TSC_IOHCR_G3_IO4_Msk (0x1UL << TSC_IOHCR_G3_IO4_Pos) /*!< 0x00000800 */ 6522 #define TSC_IOHCR_G3_IO4 TSC_IOHCR_G3_IO4_Msk /*!<GROUP3_IO4 schmitt trigger hysteresis mode */ 6523 #define TSC_IOHCR_G4_IO1_Pos (12U) 6524 #define TSC_IOHCR_G4_IO1_Msk (0x1UL << TSC_IOHCR_G4_IO1_Pos) /*!< 0x00001000 */ 6525 #define TSC_IOHCR_G4_IO1 TSC_IOHCR_G4_IO1_Msk /*!<GROUP4_IO1 schmitt trigger hysteresis mode */ 6526 #define TSC_IOHCR_G4_IO2_Pos (13U) 6527 #define TSC_IOHCR_G4_IO2_Msk (0x1UL << TSC_IOHCR_G4_IO2_Pos) /*!< 0x00002000 */ 6528 #define TSC_IOHCR_G4_IO2 TSC_IOHCR_G4_IO2_Msk /*!<GROUP4_IO2 schmitt trigger hysteresis mode */ 6529 #define TSC_IOHCR_G4_IO3_Pos (14U) 6530 #define TSC_IOHCR_G4_IO3_Msk (0x1UL << TSC_IOHCR_G4_IO3_Pos) /*!< 0x00004000 */ 6531 #define TSC_IOHCR_G4_IO3 TSC_IOHCR_G4_IO3_Msk /*!<GROUP4_IO3 schmitt trigger hysteresis mode */ 6532 #define TSC_IOHCR_G4_IO4_Pos (15U) 6533 #define TSC_IOHCR_G4_IO4_Msk (0x1UL << TSC_IOHCR_G4_IO4_Pos) /*!< 0x00008000 */ 6534 #define TSC_IOHCR_G4_IO4 TSC_IOHCR_G4_IO4_Msk /*!<GROUP4_IO4 schmitt trigger hysteresis mode */ 6535 #define TSC_IOHCR_G5_IO1_Pos (16U) 6536 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */ 6537 #define TSC_IOHCR_G5_IO1 TSC_IOHCR_G5_IO1_Msk /*!<GROUP5_IO1 schmitt trigger hysteresis mode */ 6538 #define TSC_IOHCR_G5_IO2_Pos (17U) 6539 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */ 6540 #define TSC_IOHCR_G5_IO2 TSC_IOHCR_G5_IO2_Msk /*!<GROUP5_IO2 schmitt trigger hysteresis mode */ 6541 #define TSC_IOHCR_G5_IO3_Pos (18U) 6542 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */ 6543 #define TSC_IOHCR_G5_IO3 TSC_IOHCR_G5_IO3_Msk /*!<GROUP5_IO3 schmitt trigger hysteresis mode */ 6544 #define TSC_IOHCR_G5_IO4_Pos (19U) 6545 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */ 6546 #define TSC_IOHCR_G5_IO4 TSC_IOHCR_G5_IO4_Msk /*!<GROUP5_IO4 schmitt trigger hysteresis mode */ 6547 #define TSC_IOHCR_G6_IO1_Pos (20U) 6548 #define TSC_IOHCR_G6_IO1_Msk (0x1UL << TSC_IOHCR_G6_IO1_Pos) /*!< 0x00100000 */ 6549 #define TSC_IOHCR_G6_IO1 TSC_IOHCR_G6_IO1_Msk /*!<GROUP6_IO1 schmitt trigger hysteresis mode */ 6550 #define TSC_IOHCR_G6_IO2_Pos (21U) 6551 #define TSC_IOHCR_G6_IO2_Msk (0x1UL << TSC_IOHCR_G6_IO2_Pos) /*!< 0x00200000 */ 6552 #define TSC_IOHCR_G6_IO2 TSC_IOHCR_G6_IO2_Msk /*!<GROUP6_IO2 schmitt trigger hysteresis mode */ 6553 #define TSC_IOHCR_G6_IO3_Pos (22U) 6554 #define TSC_IOHCR_G6_IO3_Msk (0x1UL << TSC_IOHCR_G6_IO3_Pos) /*!< 0x00400000 */ 6555 #define TSC_IOHCR_G6_IO3 TSC_IOHCR_G6_IO3_Msk /*!<GROUP6_IO3 schmitt trigger hysteresis mode */ 6556 #define TSC_IOHCR_G6_IO4_Pos (23U) 6557 #define TSC_IOHCR_G6_IO4_Msk (0x1UL << TSC_IOHCR_G6_IO4_Pos) /*!< 0x00800000 */ 6558 #define TSC_IOHCR_G6_IO4 TSC_IOHCR_G6_IO4_Msk /*!<GROUP6_IO4 schmitt trigger hysteresis mode */ 6559 #define TSC_IOHCR_G7_IO1_Pos (24U) 6560 #define TSC_IOHCR_G7_IO1_Msk (0x1UL << TSC_IOHCR_G7_IO1_Pos) /*!< 0x01000000 */ 6561 #define TSC_IOHCR_G7_IO1 TSC_IOHCR_G7_IO1_Msk /*!<GROUP7_IO1 schmitt trigger hysteresis mode */ 6562 #define TSC_IOHCR_G7_IO2_Pos (25U) 6563 #define TSC_IOHCR_G7_IO2_Msk (0x1UL << TSC_IOHCR_G7_IO2_Pos) /*!< 0x02000000 */ 6564 #define TSC_IOHCR_G7_IO2 TSC_IOHCR_G7_IO2_Msk /*!<GROUP7_IO2 schmitt trigger hysteresis mode */ 6565 #define TSC_IOHCR_G7_IO3_Pos (26U) 6566 #define TSC_IOHCR_G7_IO3_Msk (0x1UL << TSC_IOHCR_G7_IO3_Pos) /*!< 0x04000000 */ 6567 #define TSC_IOHCR_G7_IO3 TSC_IOHCR_G7_IO3_Msk /*!<GROUP7_IO3 schmitt trigger hysteresis mode */ 6568 #define TSC_IOHCR_G7_IO4_Pos (27U) 6569 #define TSC_IOHCR_G7_IO4_Msk (0x1UL << TSC_IOHCR_G7_IO4_Pos) /*!< 0x08000000 */ 6570 #define TSC_IOHCR_G7_IO4 TSC_IOHCR_G7_IO4_Msk /*!<GROUP7_IO4 schmitt trigger hysteresis mode */ 6571 #define TSC_IOHCR_G8_IO1_Pos (28U) 6572 #define TSC_IOHCR_G8_IO1_Msk (0x1UL << TSC_IOHCR_G8_IO1_Pos) /*!< 0x10000000 */ 6573 #define TSC_IOHCR_G8_IO1 TSC_IOHCR_G8_IO1_Msk /*!<GROUP8_IO1 schmitt trigger hysteresis mode */ 6574 #define TSC_IOHCR_G8_IO2_Pos (29U) 6575 #define TSC_IOHCR_G8_IO2_Msk (0x1UL << TSC_IOHCR_G8_IO2_Pos) /*!< 0x20000000 */ 6576 #define TSC_IOHCR_G8_IO2 TSC_IOHCR_G8_IO2_Msk /*!<GROUP8_IO2 schmitt trigger hysteresis mode */ 6577 #define TSC_IOHCR_G8_IO3_Pos (30U) 6578 #define TSC_IOHCR_G8_IO3_Msk (0x1UL << TSC_IOHCR_G8_IO3_Pos) /*!< 0x40000000 */ 6579 #define TSC_IOHCR_G8_IO3 TSC_IOHCR_G8_IO3_Msk /*!<GROUP8_IO3 schmitt trigger hysteresis mode */ 6580 #define TSC_IOHCR_G8_IO4_Pos (31U) 6581 #define TSC_IOHCR_G8_IO4_Msk (0x1UL << TSC_IOHCR_G8_IO4_Pos) /*!< 0x80000000 */ 6582 #define TSC_IOHCR_G8_IO4 TSC_IOHCR_G8_IO4_Msk /*!<GROUP8_IO4 schmitt trigger hysteresis mode */ 6583 6584 /******************* Bit definition for TSC_IOASCR register *****************/ 6585 #define TSC_IOASCR_G1_IO1_Pos (0U) 6586 #define TSC_IOASCR_G1_IO1_Msk (0x1UL << TSC_IOASCR_G1_IO1_Pos) /*!< 0x00000001 */ 6587 #define TSC_IOASCR_G1_IO1 TSC_IOASCR_G1_IO1_Msk /*!<GROUP1_IO1 analog switch enable */ 6588 #define TSC_IOASCR_G1_IO2_Pos (1U) 6589 #define TSC_IOASCR_G1_IO2_Msk (0x1UL << TSC_IOASCR_G1_IO2_Pos) /*!< 0x00000002 */ 6590 #define TSC_IOASCR_G1_IO2 TSC_IOASCR_G1_IO2_Msk /*!<GROUP1_IO2 analog switch enable */ 6591 #define TSC_IOASCR_G1_IO3_Pos (2U) 6592 #define TSC_IOASCR_G1_IO3_Msk (0x1UL << TSC_IOASCR_G1_IO3_Pos) /*!< 0x00000004 */ 6593 #define TSC_IOASCR_G1_IO3 TSC_IOASCR_G1_IO3_Msk /*!<GROUP1_IO3 analog switch enable */ 6594 #define TSC_IOASCR_G1_IO4_Pos (3U) 6595 #define TSC_IOASCR_G1_IO4_Msk (0x1UL << TSC_IOASCR_G1_IO4_Pos) /*!< 0x00000008 */ 6596 #define TSC_IOASCR_G1_IO4 TSC_IOASCR_G1_IO4_Msk /*!<GROUP1_IO4 analog switch enable */ 6597 #define TSC_IOASCR_G2_IO1_Pos (4U) 6598 #define TSC_IOASCR_G2_IO1_Msk (0x1UL << TSC_IOASCR_G2_IO1_Pos) /*!< 0x00000010 */ 6599 #define TSC_IOASCR_G2_IO1 TSC_IOASCR_G2_IO1_Msk /*!<GROUP2_IO1 analog switch enable */ 6600 #define TSC_IOASCR_G2_IO2_Pos (5U) 6601 #define TSC_IOASCR_G2_IO2_Msk (0x1UL << TSC_IOASCR_G2_IO2_Pos) /*!< 0x00000020 */ 6602 #define TSC_IOASCR_G2_IO2 TSC_IOASCR_G2_IO2_Msk /*!<GROUP2_IO2 analog switch enable */ 6603 #define TSC_IOASCR_G2_IO3_Pos (6U) 6604 #define TSC_IOASCR_G2_IO3_Msk (0x1UL << TSC_IOASCR_G2_IO3_Pos) /*!< 0x00000040 */ 6605 #define TSC_IOASCR_G2_IO3 TSC_IOASCR_G2_IO3_Msk /*!<GROUP2_IO3 analog switch enable */ 6606 #define TSC_IOASCR_G2_IO4_Pos (7U) 6607 #define TSC_IOASCR_G2_IO4_Msk (0x1UL << TSC_IOASCR_G2_IO4_Pos) /*!< 0x00000080 */ 6608 #define TSC_IOASCR_G2_IO4 TSC_IOASCR_G2_IO4_Msk /*!<GROUP2_IO4 analog switch enable */ 6609 #define TSC_IOASCR_G3_IO1_Pos (8U) 6610 #define TSC_IOASCR_G3_IO1_Msk (0x1UL << TSC_IOASCR_G3_IO1_Pos) /*!< 0x00000100 */ 6611 #define TSC_IOASCR_G3_IO1 TSC_IOASCR_G3_IO1_Msk /*!<GROUP3_IO1 analog switch enable */ 6612 #define TSC_IOASCR_G3_IO2_Pos (9U) 6613 #define TSC_IOASCR_G3_IO2_Msk (0x1UL << TSC_IOASCR_G3_IO2_Pos) /*!< 0x00000200 */ 6614 #define TSC_IOASCR_G3_IO2 TSC_IOASCR_G3_IO2_Msk /*!<GROUP3_IO2 analog switch enable */ 6615 #define TSC_IOASCR_G3_IO3_Pos (10U) 6616 #define TSC_IOASCR_G3_IO3_Msk (0x1UL << TSC_IOASCR_G3_IO3_Pos) /*!< 0x00000400 */ 6617 #define TSC_IOASCR_G3_IO3 TSC_IOASCR_G3_IO3_Msk /*!<GROUP3_IO3 analog switch enable */ 6618 #define TSC_IOASCR_G3_IO4_Pos (11U) 6619 #define TSC_IOASCR_G3_IO4_Msk (0x1UL << TSC_IOASCR_G3_IO4_Pos) /*!< 0x00000800 */ 6620 #define TSC_IOASCR_G3_IO4 TSC_IOASCR_G3_IO4_Msk /*!<GROUP3_IO4 analog switch enable */ 6621 #define TSC_IOASCR_G4_IO1_Pos (12U) 6622 #define TSC_IOASCR_G4_IO1_Msk (0x1UL << TSC_IOASCR_G4_IO1_Pos) /*!< 0x00001000 */ 6623 #define TSC_IOASCR_G4_IO1 TSC_IOASCR_G4_IO1_Msk /*!<GROUP4_IO1 analog switch enable */ 6624 #define TSC_IOASCR_G4_IO2_Pos (13U) 6625 #define TSC_IOASCR_G4_IO2_Msk (0x1UL << TSC_IOASCR_G4_IO2_Pos) /*!< 0x00002000 */ 6626 #define TSC_IOASCR_G4_IO2 TSC_IOASCR_G4_IO2_Msk /*!<GROUP4_IO2 analog switch enable */ 6627 #define TSC_IOASCR_G4_IO3_Pos (14U) 6628 #define TSC_IOASCR_G4_IO3_Msk (0x1UL << TSC_IOASCR_G4_IO3_Pos) /*!< 0x00004000 */ 6629 #define TSC_IOASCR_G4_IO3 TSC_IOASCR_G4_IO3_Msk /*!<GROUP4_IO3 analog switch enable */ 6630 #define TSC_IOASCR_G4_IO4_Pos (15U) 6631 #define TSC_IOASCR_G4_IO4_Msk (0x1UL << TSC_IOASCR_G4_IO4_Pos) /*!< 0x00008000 */ 6632 #define TSC_IOASCR_G4_IO4 TSC_IOASCR_G4_IO4_Msk /*!<GROUP4_IO4 analog switch enable */ 6633 #define TSC_IOASCR_G5_IO1_Pos (16U) 6634 #define TSC_IOASCR_G5_IO1_Msk (0x1UL << TSC_IOASCR_G5_IO1_Pos) /*!< 0x00010000 */ 6635 #define TSC_IOASCR_G5_IO1 TSC_IOASCR_G5_IO1_Msk /*!<GROUP5_IO1 analog switch enable */ 6636 #define TSC_IOASCR_G5_IO2_Pos (17U) 6637 #define TSC_IOASCR_G5_IO2_Msk (0x1UL << TSC_IOASCR_G5_IO2_Pos) /*!< 0x00020000 */ 6638 #define TSC_IOASCR_G5_IO2 TSC_IOASCR_G5_IO2_Msk /*!<GROUP5_IO2 analog switch enable */ 6639 #define TSC_IOASCR_G5_IO3_Pos (18U) 6640 #define TSC_IOASCR_G5_IO3_Msk (0x1UL << TSC_IOASCR_G5_IO3_Pos) /*!< 0x00040000 */ 6641 #define TSC_IOASCR_G5_IO3 TSC_IOASCR_G5_IO3_Msk /*!<GROUP5_IO3 analog switch enable */ 6642 #define TSC_IOASCR_G5_IO4_Pos (19U) 6643 #define TSC_IOASCR_G5_IO4_Msk (0x1UL << TSC_IOASCR_G5_IO4_Pos) /*!< 0x00080000 */ 6644 #define TSC_IOASCR_G5_IO4 TSC_IOASCR_G5_IO4_Msk /*!<GROUP5_IO4 analog switch enable */ 6645 #define TSC_IOASCR_G6_IO1_Pos (20U) 6646 #define TSC_IOASCR_G6_IO1_Msk (0x1UL << TSC_IOASCR_G6_IO1_Pos) /*!< 0x00100000 */ 6647 #define TSC_IOASCR_G6_IO1 TSC_IOASCR_G6_IO1_Msk /*!<GROUP6_IO1 analog switch enable */ 6648 #define TSC_IOASCR_G6_IO2_Pos (21U) 6649 #define TSC_IOASCR_G6_IO2_Msk (0x1UL << TSC_IOASCR_G6_IO2_Pos) /*!< 0x00200000 */ 6650 #define TSC_IOASCR_G6_IO2 TSC_IOASCR_G6_IO2_Msk /*!<GROUP6_IO2 analog switch enable */ 6651 #define TSC_IOASCR_G6_IO3_Pos (22U) 6652 #define TSC_IOASCR_G6_IO3_Msk (0x1UL << TSC_IOASCR_G6_IO3_Pos) /*!< 0x00400000 */ 6653 #define TSC_IOASCR_G6_IO3 TSC_IOASCR_G6_IO3_Msk /*!<GROUP6_IO3 analog switch enable */ 6654 #define TSC_IOASCR_G6_IO4_Pos (23U) 6655 #define TSC_IOASCR_G6_IO4_Msk (0x1UL << TSC_IOASCR_G6_IO4_Pos) /*!< 0x00800000 */ 6656 #define TSC_IOASCR_G6_IO4 TSC_IOASCR_G6_IO4_Msk /*!<GROUP6_IO4 analog switch enable */ 6657 #define TSC_IOASCR_G7_IO1_Pos (24U) 6658 #define TSC_IOASCR_G7_IO1_Msk (0x1UL << TSC_IOASCR_G7_IO1_Pos) /*!< 0x01000000 */ 6659 #define TSC_IOASCR_G7_IO1 TSC_IOASCR_G7_IO1_Msk /*!<GROUP7_IO1 analog switch enable */ 6660 #define TSC_IOASCR_G7_IO2_Pos (25U) 6661 #define TSC_IOASCR_G7_IO2_Msk (0x1UL << TSC_IOASCR_G7_IO2_Pos) /*!< 0x02000000 */ 6662 #define TSC_IOASCR_G7_IO2 TSC_IOASCR_G7_IO2_Msk /*!<GROUP7_IO2 analog switch enable */ 6663 #define TSC_IOASCR_G7_IO3_Pos (26U) 6664 #define TSC_IOASCR_G7_IO3_Msk (0x1UL << TSC_IOASCR_G7_IO3_Pos) /*!< 0x04000000 */ 6665 #define TSC_IOASCR_G7_IO3 TSC_IOASCR_G7_IO3_Msk /*!<GROUP7_IO3 analog switch enable */ 6666 #define TSC_IOASCR_G7_IO4_Pos (27U) 6667 #define TSC_IOASCR_G7_IO4_Msk (0x1UL << TSC_IOASCR_G7_IO4_Pos) /*!< 0x08000000 */ 6668 #define TSC_IOASCR_G7_IO4 TSC_IOASCR_G7_IO4_Msk /*!<GROUP7_IO4 analog switch enable */ 6669 #define TSC_IOASCR_G8_IO1_Pos (28U) 6670 #define TSC_IOASCR_G8_IO1_Msk (0x1UL << TSC_IOASCR_G8_IO1_Pos) /*!< 0x10000000 */ 6671 #define TSC_IOASCR_G8_IO1 TSC_IOASCR_G8_IO1_Msk /*!<GROUP8_IO1 analog switch enable */ 6672 #define TSC_IOASCR_G8_IO2_Pos (29U) 6673 #define TSC_IOASCR_G8_IO2_Msk (0x1UL << TSC_IOASCR_G8_IO2_Pos) /*!< 0x20000000 */ 6674 #define TSC_IOASCR_G8_IO2 TSC_IOASCR_G8_IO2_Msk /*!<GROUP8_IO2 analog switch enable */ 6675 #define TSC_IOASCR_G8_IO3_Pos (30U) 6676 #define TSC_IOASCR_G8_IO3_Msk (0x1UL << TSC_IOASCR_G8_IO3_Pos) /*!< 0x40000000 */ 6677 #define TSC_IOASCR_G8_IO3 TSC_IOASCR_G8_IO3_Msk /*!<GROUP8_IO3 analog switch enable */ 6678 #define TSC_IOASCR_G8_IO4_Pos (31U) 6679 #define TSC_IOASCR_G8_IO4_Msk (0x1UL << TSC_IOASCR_G8_IO4_Pos) /*!< 0x80000000 */ 6680 #define TSC_IOASCR_G8_IO4 TSC_IOASCR_G8_IO4_Msk /*!<GROUP8_IO4 analog switch enable */ 6681 6682 /******************* Bit definition for TSC_IOSCR register ******************/ 6683 #define TSC_IOSCR_G1_IO1_Pos (0U) 6684 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */ 6685 #define TSC_IOSCR_G1_IO1 TSC_IOSCR_G1_IO1_Msk /*!<GROUP1_IO1 sampling mode */ 6686 #define TSC_IOSCR_G1_IO2_Pos (1U) 6687 #define TSC_IOSCR_G1_IO2_Msk (0x1UL << TSC_IOSCR_G1_IO2_Pos) /*!< 0x00000002 */ 6688 #define TSC_IOSCR_G1_IO2 TSC_IOSCR_G1_IO2_Msk /*!<GROUP1_IO2 sampling mode */ 6689 #define TSC_IOSCR_G1_IO3_Pos (2U) 6690 #define TSC_IOSCR_G1_IO3_Msk (0x1UL << TSC_IOSCR_G1_IO3_Pos) /*!< 0x00000004 */ 6691 #define TSC_IOSCR_G1_IO3 TSC_IOSCR_G1_IO3_Msk /*!<GROUP1_IO3 sampling mode */ 6692 #define TSC_IOSCR_G1_IO4_Pos (3U) 6693 #define TSC_IOSCR_G1_IO4_Msk (0x1UL << TSC_IOSCR_G1_IO4_Pos) /*!< 0x00000008 */ 6694 #define TSC_IOSCR_G1_IO4 TSC_IOSCR_G1_IO4_Msk /*!<GROUP1_IO4 sampling mode */ 6695 #define TSC_IOSCR_G2_IO1_Pos (4U) 6696 #define TSC_IOSCR_G2_IO1_Msk (0x1UL << TSC_IOSCR_G2_IO1_Pos) /*!< 0x00000010 */ 6697 #define TSC_IOSCR_G2_IO1 TSC_IOSCR_G2_IO1_Msk /*!<GROUP2_IO1 sampling mode */ 6698 #define TSC_IOSCR_G2_IO2_Pos (5U) 6699 #define TSC_IOSCR_G2_IO2_Msk (0x1UL << TSC_IOSCR_G2_IO2_Pos) /*!< 0x00000020 */ 6700 #define TSC_IOSCR_G2_IO2 TSC_IOSCR_G2_IO2_Msk /*!<GROUP2_IO2 sampling mode */ 6701 #define TSC_IOSCR_G2_IO3_Pos (6U) 6702 #define TSC_IOSCR_G2_IO3_Msk (0x1UL << TSC_IOSCR_G2_IO3_Pos) /*!< 0x00000040 */ 6703 #define TSC_IOSCR_G2_IO3 TSC_IOSCR_G2_IO3_Msk /*!<GROUP2_IO3 sampling mode */ 6704 #define TSC_IOSCR_G2_IO4_Pos (7U) 6705 #define TSC_IOSCR_G2_IO4_Msk (0x1UL << TSC_IOSCR_G2_IO4_Pos) /*!< 0x00000080 */ 6706 #define TSC_IOSCR_G2_IO4 TSC_IOSCR_G2_IO4_Msk /*!<GROUP2_IO4 sampling mode */ 6707 #define TSC_IOSCR_G3_IO1_Pos (8U) 6708 #define TSC_IOSCR_G3_IO1_Msk (0x1UL << TSC_IOSCR_G3_IO1_Pos) /*!< 0x00000100 */ 6709 #define TSC_IOSCR_G3_IO1 TSC_IOSCR_G3_IO1_Msk /*!<GROUP3_IO1 sampling mode */ 6710 #define TSC_IOSCR_G3_IO2_Pos (9U) 6711 #define TSC_IOSCR_G3_IO2_Msk (0x1UL << TSC_IOSCR_G3_IO2_Pos) /*!< 0x00000200 */ 6712 #define TSC_IOSCR_G3_IO2 TSC_IOSCR_G3_IO2_Msk /*!<GROUP3_IO2 sampling mode */ 6713 #define TSC_IOSCR_G3_IO3_Pos (10U) 6714 #define TSC_IOSCR_G3_IO3_Msk (0x1UL << TSC_IOSCR_G3_IO3_Pos) /*!< 0x00000400 */ 6715 #define TSC_IOSCR_G3_IO3 TSC_IOSCR_G3_IO3_Msk /*!<GROUP3_IO3 sampling mode */ 6716 #define TSC_IOSCR_G3_IO4_Pos (11U) 6717 #define TSC_IOSCR_G3_IO4_Msk (0x1UL << TSC_IOSCR_G3_IO4_Pos) /*!< 0x00000800 */ 6718 #define TSC_IOSCR_G3_IO4 TSC_IOSCR_G3_IO4_Msk /*!<GROUP3_IO4 sampling mode */ 6719 #define TSC_IOSCR_G4_IO1_Pos (12U) 6720 #define TSC_IOSCR_G4_IO1_Msk (0x1UL << TSC_IOSCR_G4_IO1_Pos) /*!< 0x00001000 */ 6721 #define TSC_IOSCR_G4_IO1 TSC_IOSCR_G4_IO1_Msk /*!<GROUP4_IO1 sampling mode */ 6722 #define TSC_IOSCR_G4_IO2_Pos (13U) 6723 #define TSC_IOSCR_G4_IO2_Msk (0x1UL << TSC_IOSCR_G4_IO2_Pos) /*!< 0x00002000 */ 6724 #define TSC_IOSCR_G4_IO2 TSC_IOSCR_G4_IO2_Msk /*!<GROUP4_IO2 sampling mode */ 6725 #define TSC_IOSCR_G4_IO3_Pos (14U) 6726 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */ 6727 #define TSC_IOSCR_G4_IO3 TSC_IOSCR_G4_IO3_Msk /*!<GROUP4_IO3 sampling mode */ 6728 #define TSC_IOSCR_G4_IO4_Pos (15U) 6729 #define TSC_IOSCR_G4_IO4_Msk (0x1UL << TSC_IOSCR_G4_IO4_Pos) /*!< 0x00008000 */ 6730 #define TSC_IOSCR_G4_IO4 TSC_IOSCR_G4_IO4_Msk /*!<GROUP4_IO4 sampling mode */ 6731 #define TSC_IOSCR_G5_IO1_Pos (16U) 6732 #define TSC_IOSCR_G5_IO1_Msk (0x1UL << TSC_IOSCR_G5_IO1_Pos) /*!< 0x00010000 */ 6733 #define TSC_IOSCR_G5_IO1 TSC_IOSCR_G5_IO1_Msk /*!<GROUP5_IO1 sampling mode */ 6734 #define TSC_IOSCR_G5_IO2_Pos (17U) 6735 #define TSC_IOSCR_G5_IO2_Msk (0x1UL << TSC_IOSCR_G5_IO2_Pos) /*!< 0x00020000 */ 6736 #define TSC_IOSCR_G5_IO2 TSC_IOSCR_G5_IO2_Msk /*!<GROUP5_IO2 sampling mode */ 6737 #define TSC_IOSCR_G5_IO3_Pos (18U) 6738 #define TSC_IOSCR_G5_IO3_Msk (0x1UL << TSC_IOSCR_G5_IO3_Pos) /*!< 0x00040000 */ 6739 #define TSC_IOSCR_G5_IO3 TSC_IOSCR_G5_IO3_Msk /*!<GROUP5_IO3 sampling mode */ 6740 #define TSC_IOSCR_G5_IO4_Pos (19U) 6741 #define TSC_IOSCR_G5_IO4_Msk (0x1UL << TSC_IOSCR_G5_IO4_Pos) /*!< 0x00080000 */ 6742 #define TSC_IOSCR_G5_IO4 TSC_IOSCR_G5_IO4_Msk /*!<GROUP5_IO4 sampling mode */ 6743 #define TSC_IOSCR_G6_IO1_Pos (20U) 6744 #define TSC_IOSCR_G6_IO1_Msk (0x1UL << TSC_IOSCR_G6_IO1_Pos) /*!< 0x00100000 */ 6745 #define TSC_IOSCR_G6_IO1 TSC_IOSCR_G6_IO1_Msk /*!<GROUP6_IO1 sampling mode */ 6746 #define TSC_IOSCR_G6_IO2_Pos (21U) 6747 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */ 6748 #define TSC_IOSCR_G6_IO2 TSC_IOSCR_G6_IO2_Msk /*!<GROUP6_IO2 sampling mode */ 6749 #define TSC_IOSCR_G6_IO3_Pos (22U) 6750 #define TSC_IOSCR_G6_IO3_Msk (0x1UL << TSC_IOSCR_G6_IO3_Pos) /*!< 0x00400000 */ 6751 #define TSC_IOSCR_G6_IO3 TSC_IOSCR_G6_IO3_Msk /*!<GROUP6_IO3 sampling mode */ 6752 #define TSC_IOSCR_G6_IO4_Pos (23U) 6753 #define TSC_IOSCR_G6_IO4_Msk (0x1UL << TSC_IOSCR_G6_IO4_Pos) /*!< 0x00800000 */ 6754 #define TSC_IOSCR_G6_IO4 TSC_IOSCR_G6_IO4_Msk /*!<GROUP6_IO4 sampling mode */ 6755 #define TSC_IOSCR_G7_IO1_Pos (24U) 6756 #define TSC_IOSCR_G7_IO1_Msk (0x1UL << TSC_IOSCR_G7_IO1_Pos) /*!< 0x01000000 */ 6757 #define TSC_IOSCR_G7_IO1 TSC_IOSCR_G7_IO1_Msk /*!<GROUP7_IO1 sampling mode */ 6758 #define TSC_IOSCR_G7_IO2_Pos (25U) 6759 #define TSC_IOSCR_G7_IO2_Msk (0x1UL << TSC_IOSCR_G7_IO2_Pos) /*!< 0x02000000 */ 6760 #define TSC_IOSCR_G7_IO2 TSC_IOSCR_G7_IO2_Msk /*!<GROUP7_IO2 sampling mode */ 6761 #define TSC_IOSCR_G7_IO3_Pos (26U) 6762 #define TSC_IOSCR_G7_IO3_Msk (0x1UL << TSC_IOSCR_G7_IO3_Pos) /*!< 0x04000000 */ 6763 #define TSC_IOSCR_G7_IO3 TSC_IOSCR_G7_IO3_Msk /*!<GROUP7_IO3 sampling mode */ 6764 #define TSC_IOSCR_G7_IO4_Pos (27U) 6765 #define TSC_IOSCR_G7_IO4_Msk (0x1UL << TSC_IOSCR_G7_IO4_Pos) /*!< 0x08000000 */ 6766 #define TSC_IOSCR_G7_IO4 TSC_IOSCR_G7_IO4_Msk /*!<GROUP7_IO4 sampling mode */ 6767 #define TSC_IOSCR_G8_IO1_Pos (28U) 6768 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */ 6769 #define TSC_IOSCR_G8_IO1 TSC_IOSCR_G8_IO1_Msk /*!<GROUP8_IO1 sampling mode */ 6770 #define TSC_IOSCR_G8_IO2_Pos (29U) 6771 #define TSC_IOSCR_G8_IO2_Msk (0x1UL << TSC_IOSCR_G8_IO2_Pos) /*!< 0x20000000 */ 6772 #define TSC_IOSCR_G8_IO2 TSC_IOSCR_G8_IO2_Msk /*!<GROUP8_IO2 sampling mode */ 6773 #define TSC_IOSCR_G8_IO3_Pos (30U) 6774 #define TSC_IOSCR_G8_IO3_Msk (0x1UL << TSC_IOSCR_G8_IO3_Pos) /*!< 0x40000000 */ 6775 #define TSC_IOSCR_G8_IO3 TSC_IOSCR_G8_IO3_Msk /*!<GROUP8_IO3 sampling mode */ 6776 #define TSC_IOSCR_G8_IO4_Pos (31U) 6777 #define TSC_IOSCR_G8_IO4_Msk (0x1UL << TSC_IOSCR_G8_IO4_Pos) /*!< 0x80000000 */ 6778 #define TSC_IOSCR_G8_IO4 TSC_IOSCR_G8_IO4_Msk /*!<GROUP8_IO4 sampling mode */ 6779 6780 /******************* Bit definition for TSC_IOCCR register ******************/ 6781 #define TSC_IOCCR_G1_IO1_Pos (0U) 6782 #define TSC_IOCCR_G1_IO1_Msk (0x1UL << TSC_IOCCR_G1_IO1_Pos) /*!< 0x00000001 */ 6783 #define TSC_IOCCR_G1_IO1 TSC_IOCCR_G1_IO1_Msk /*!<GROUP1_IO1 channel mode */ 6784 #define TSC_IOCCR_G1_IO2_Pos (1U) 6785 #define TSC_IOCCR_G1_IO2_Msk (0x1UL << TSC_IOCCR_G1_IO2_Pos) /*!< 0x00000002 */ 6786 #define TSC_IOCCR_G1_IO2 TSC_IOCCR_G1_IO2_Msk /*!<GROUP1_IO2 channel mode */ 6787 #define TSC_IOCCR_G1_IO3_Pos (2U) 6788 #define TSC_IOCCR_G1_IO3_Msk (0x1UL << TSC_IOCCR_G1_IO3_Pos) /*!< 0x00000004 */ 6789 #define TSC_IOCCR_G1_IO3 TSC_IOCCR_G1_IO3_Msk /*!<GROUP1_IO3 channel mode */ 6790 #define TSC_IOCCR_G1_IO4_Pos (3U) 6791 #define TSC_IOCCR_G1_IO4_Msk (0x1UL << TSC_IOCCR_G1_IO4_Pos) /*!< 0x00000008 */ 6792 #define TSC_IOCCR_G1_IO4 TSC_IOCCR_G1_IO4_Msk /*!<GROUP1_IO4 channel mode */ 6793 #define TSC_IOCCR_G2_IO1_Pos (4U) 6794 #define TSC_IOCCR_G2_IO1_Msk (0x1UL << TSC_IOCCR_G2_IO1_Pos) /*!< 0x00000010 */ 6795 #define TSC_IOCCR_G2_IO1 TSC_IOCCR_G2_IO1_Msk /*!<GROUP2_IO1 channel mode */ 6796 #define TSC_IOCCR_G2_IO2_Pos (5U) 6797 #define TSC_IOCCR_G2_IO2_Msk (0x1UL << TSC_IOCCR_G2_IO2_Pos) /*!< 0x00000020 */ 6798 #define TSC_IOCCR_G2_IO2 TSC_IOCCR_G2_IO2_Msk /*!<GROUP2_IO2 channel mode */ 6799 #define TSC_IOCCR_G2_IO3_Pos (6U) 6800 #define TSC_IOCCR_G2_IO3_Msk (0x1UL << TSC_IOCCR_G2_IO3_Pos) /*!< 0x00000040 */ 6801 #define TSC_IOCCR_G2_IO3 TSC_IOCCR_G2_IO3_Msk /*!<GROUP2_IO3 channel mode */ 6802 #define TSC_IOCCR_G2_IO4_Pos (7U) 6803 #define TSC_IOCCR_G2_IO4_Msk (0x1UL << TSC_IOCCR_G2_IO4_Pos) /*!< 0x00000080 */ 6804 #define TSC_IOCCR_G2_IO4 TSC_IOCCR_G2_IO4_Msk /*!<GROUP2_IO4 channel mode */ 6805 #define TSC_IOCCR_G3_IO1_Pos (8U) 6806 #define TSC_IOCCR_G3_IO1_Msk (0x1UL << TSC_IOCCR_G3_IO1_Pos) /*!< 0x00000100 */ 6807 #define TSC_IOCCR_G3_IO1 TSC_IOCCR_G3_IO1_Msk /*!<GROUP3_IO1 channel mode */ 6808 #define TSC_IOCCR_G3_IO2_Pos (9U) 6809 #define TSC_IOCCR_G3_IO2_Msk (0x1UL << TSC_IOCCR_G3_IO2_Pos) /*!< 0x00000200 */ 6810 #define TSC_IOCCR_G3_IO2 TSC_IOCCR_G3_IO2_Msk /*!<GROUP3_IO2 channel mode */ 6811 #define TSC_IOCCR_G3_IO3_Pos (10U) 6812 #define TSC_IOCCR_G3_IO3_Msk (0x1UL << TSC_IOCCR_G3_IO3_Pos) /*!< 0x00000400 */ 6813 #define TSC_IOCCR_G3_IO3 TSC_IOCCR_G3_IO3_Msk /*!<GROUP3_IO3 channel mode */ 6814 #define TSC_IOCCR_G3_IO4_Pos (11U) 6815 #define TSC_IOCCR_G3_IO4_Msk (0x1UL << TSC_IOCCR_G3_IO4_Pos) /*!< 0x00000800 */ 6816 #define TSC_IOCCR_G3_IO4 TSC_IOCCR_G3_IO4_Msk /*!<GROUP3_IO4 channel mode */ 6817 #define TSC_IOCCR_G4_IO1_Pos (12U) 6818 #define TSC_IOCCR_G4_IO1_Msk (0x1UL << TSC_IOCCR_G4_IO1_Pos) /*!< 0x00001000 */ 6819 #define TSC_IOCCR_G4_IO1 TSC_IOCCR_G4_IO1_Msk /*!<GROUP4_IO1 channel mode */ 6820 #define TSC_IOCCR_G4_IO2_Pos (13U) 6821 #define TSC_IOCCR_G4_IO2_Msk (0x1UL << TSC_IOCCR_G4_IO2_Pos) /*!< 0x00002000 */ 6822 #define TSC_IOCCR_G4_IO2 TSC_IOCCR_G4_IO2_Msk /*!<GROUP4_IO2 channel mode */ 6823 #define TSC_IOCCR_G4_IO3_Pos (14U) 6824 #define TSC_IOCCR_G4_IO3_Msk (0x1UL << TSC_IOCCR_G4_IO3_Pos) /*!< 0x00004000 */ 6825 #define TSC_IOCCR_G4_IO3 TSC_IOCCR_G4_IO3_Msk /*!<GROUP4_IO3 channel mode */ 6826 #define TSC_IOCCR_G4_IO4_Pos (15U) 6827 #define TSC_IOCCR_G4_IO4_Msk (0x1UL << TSC_IOCCR_G4_IO4_Pos) /*!< 0x00008000 */ 6828 #define TSC_IOCCR_G4_IO4 TSC_IOCCR_G4_IO4_Msk /*!<GROUP4_IO4 channel mode */ 6829 #define TSC_IOCCR_G5_IO1_Pos (16U) 6830 #define TSC_IOCCR_G5_IO1_Msk (0x1UL << TSC_IOCCR_G5_IO1_Pos) /*!< 0x00010000 */ 6831 #define TSC_IOCCR_G5_IO1 TSC_IOCCR_G5_IO1_Msk /*!<GROUP5_IO1 channel mode */ 6832 #define TSC_IOCCR_G5_IO2_Pos (17U) 6833 #define TSC_IOCCR_G5_IO2_Msk (0x1UL << TSC_IOCCR_G5_IO2_Pos) /*!< 0x00020000 */ 6834 #define TSC_IOCCR_G5_IO2 TSC_IOCCR_G5_IO2_Msk /*!<GROUP5_IO2 channel mode */ 6835 #define TSC_IOCCR_G5_IO3_Pos (18U) 6836 #define TSC_IOCCR_G5_IO3_Msk (0x1UL << TSC_IOCCR_G5_IO3_Pos) /*!< 0x00040000 */ 6837 #define TSC_IOCCR_G5_IO3 TSC_IOCCR_G5_IO3_Msk /*!<GROUP5_IO3 channel mode */ 6838 #define TSC_IOCCR_G5_IO4_Pos (19U) 6839 #define TSC_IOCCR_G5_IO4_Msk (0x1UL << TSC_IOCCR_G5_IO4_Pos) /*!< 0x00080000 */ 6840 #define TSC_IOCCR_G5_IO4 TSC_IOCCR_G5_IO4_Msk /*!<GROUP5_IO4 channel mode */ 6841 #define TSC_IOCCR_G6_IO1_Pos (20U) 6842 #define TSC_IOCCR_G6_IO1_Msk (0x1UL << TSC_IOCCR_G6_IO1_Pos) /*!< 0x00100000 */ 6843 #define TSC_IOCCR_G6_IO1 TSC_IOCCR_G6_IO1_Msk /*!<GROUP6_IO1 channel mode */ 6844 #define TSC_IOCCR_G6_IO2_Pos (21U) 6845 #define TSC_IOCCR_G6_IO2_Msk (0x1UL << TSC_IOCCR_G6_IO2_Pos) /*!< 0x00200000 */ 6846 #define TSC_IOCCR_G6_IO2 TSC_IOCCR_G6_IO2_Msk /*!<GROUP6_IO2 channel mode */ 6847 #define TSC_IOCCR_G6_IO3_Pos (22U) 6848 #define TSC_IOCCR_G6_IO3_Msk (0x1UL << TSC_IOCCR_G6_IO3_Pos) /*!< 0x00400000 */ 6849 #define TSC_IOCCR_G6_IO3 TSC_IOCCR_G6_IO3_Msk /*!<GROUP6_IO3 channel mode */ 6850 #define TSC_IOCCR_G6_IO4_Pos (23U) 6851 #define TSC_IOCCR_G6_IO4_Msk (0x1UL << TSC_IOCCR_G6_IO4_Pos) /*!< 0x00800000 */ 6852 #define TSC_IOCCR_G6_IO4 TSC_IOCCR_G6_IO4_Msk /*!<GROUP6_IO4 channel mode */ 6853 #define TSC_IOCCR_G7_IO1_Pos (24U) 6854 #define TSC_IOCCR_G7_IO1_Msk (0x1UL << TSC_IOCCR_G7_IO1_Pos) /*!< 0x01000000 */ 6855 #define TSC_IOCCR_G7_IO1 TSC_IOCCR_G7_IO1_Msk /*!<GROUP7_IO1 channel mode */ 6856 #define TSC_IOCCR_G7_IO2_Pos (25U) 6857 #define TSC_IOCCR_G7_IO2_Msk (0x1UL << TSC_IOCCR_G7_IO2_Pos) /*!< 0x02000000 */ 6858 #define TSC_IOCCR_G7_IO2 TSC_IOCCR_G7_IO2_Msk /*!<GROUP7_IO2 channel mode */ 6859 #define TSC_IOCCR_G7_IO3_Pos (26U) 6860 #define TSC_IOCCR_G7_IO3_Msk (0x1UL << TSC_IOCCR_G7_IO3_Pos) /*!< 0x04000000 */ 6861 #define TSC_IOCCR_G7_IO3 TSC_IOCCR_G7_IO3_Msk /*!<GROUP7_IO3 channel mode */ 6862 #define TSC_IOCCR_G7_IO4_Pos (27U) 6863 #define TSC_IOCCR_G7_IO4_Msk (0x1UL << TSC_IOCCR_G7_IO4_Pos) /*!< 0x08000000 */ 6864 #define TSC_IOCCR_G7_IO4 TSC_IOCCR_G7_IO4_Msk /*!<GROUP7_IO4 channel mode */ 6865 #define TSC_IOCCR_G8_IO1_Pos (28U) 6866 #define TSC_IOCCR_G8_IO1_Msk (0x1UL << TSC_IOCCR_G8_IO1_Pos) /*!< 0x10000000 */ 6867 #define TSC_IOCCR_G8_IO1 TSC_IOCCR_G8_IO1_Msk /*!<GROUP8_IO1 channel mode */ 6868 #define TSC_IOCCR_G8_IO2_Pos (29U) 6869 #define TSC_IOCCR_G8_IO2_Msk (0x1UL << TSC_IOCCR_G8_IO2_Pos) /*!< 0x20000000 */ 6870 #define TSC_IOCCR_G8_IO2 TSC_IOCCR_G8_IO2_Msk /*!<GROUP8_IO2 channel mode */ 6871 #define TSC_IOCCR_G8_IO3_Pos (30U) 6872 #define TSC_IOCCR_G8_IO3_Msk (0x1UL << TSC_IOCCR_G8_IO3_Pos) /*!< 0x40000000 */ 6873 #define TSC_IOCCR_G8_IO3 TSC_IOCCR_G8_IO3_Msk /*!<GROUP8_IO3 channel mode */ 6874 #define TSC_IOCCR_G8_IO4_Pos (31U) 6875 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */ 6876 #define TSC_IOCCR_G8_IO4 TSC_IOCCR_G8_IO4_Msk /*!<GROUP8_IO4 channel mode */ 6877 6878 /******************* Bit definition for TSC_IOGCSR register *****************/ 6879 #define TSC_IOGCSR_G1E_Pos (0U) 6880 #define TSC_IOGCSR_G1E_Msk (0x1UL << TSC_IOGCSR_G1E_Pos) /*!< 0x00000001 */ 6881 #define TSC_IOGCSR_G1E TSC_IOGCSR_G1E_Msk /*!<Analog IO GROUP1 enable */ 6882 #define TSC_IOGCSR_G2E_Pos (1U) 6883 #define TSC_IOGCSR_G2E_Msk (0x1UL << TSC_IOGCSR_G2E_Pos) /*!< 0x00000002 */ 6884 #define TSC_IOGCSR_G2E TSC_IOGCSR_G2E_Msk /*!<Analog IO GROUP2 enable */ 6885 #define TSC_IOGCSR_G3E_Pos (2U) 6886 #define TSC_IOGCSR_G3E_Msk (0x1UL << TSC_IOGCSR_G3E_Pos) /*!< 0x00000004 */ 6887 #define TSC_IOGCSR_G3E TSC_IOGCSR_G3E_Msk /*!<Analog IO GROUP3 enable */ 6888 #define TSC_IOGCSR_G4E_Pos (3U) 6889 #define TSC_IOGCSR_G4E_Msk (0x1UL << TSC_IOGCSR_G4E_Pos) /*!< 0x00000008 */ 6890 #define TSC_IOGCSR_G4E TSC_IOGCSR_G4E_Msk /*!<Analog IO GROUP4 enable */ 6891 #define TSC_IOGCSR_G5E_Pos (4U) 6892 #define TSC_IOGCSR_G5E_Msk (0x1UL << TSC_IOGCSR_G5E_Pos) /*!< 0x00000010 */ 6893 #define TSC_IOGCSR_G5E TSC_IOGCSR_G5E_Msk /*!<Analog IO GROUP5 enable */ 6894 #define TSC_IOGCSR_G6E_Pos (5U) 6895 #define TSC_IOGCSR_G6E_Msk (0x1UL << TSC_IOGCSR_G6E_Pos) /*!< 0x00000020 */ 6896 #define TSC_IOGCSR_G6E TSC_IOGCSR_G6E_Msk /*!<Analog IO GROUP6 enable */ 6897 #define TSC_IOGCSR_G7E_Pos (6U) 6898 #define TSC_IOGCSR_G7E_Msk (0x1UL << TSC_IOGCSR_G7E_Pos) /*!< 0x00000040 */ 6899 #define TSC_IOGCSR_G7E TSC_IOGCSR_G7E_Msk /*!<Analog IO GROUP7 enable */ 6900 #define TSC_IOGCSR_G8E_Pos (7U) 6901 #define TSC_IOGCSR_G8E_Msk (0x1UL << TSC_IOGCSR_G8E_Pos) /*!< 0x00000080 */ 6902 #define TSC_IOGCSR_G8E TSC_IOGCSR_G8E_Msk /*!<Analog IO GROUP8 enable */ 6903 #define TSC_IOGCSR_G1S_Pos (16U) 6904 #define TSC_IOGCSR_G1S_Msk (0x1UL << TSC_IOGCSR_G1S_Pos) /*!< 0x00010000 */ 6905 #define TSC_IOGCSR_G1S TSC_IOGCSR_G1S_Msk /*!<Analog IO GROUP1 status */ 6906 #define TSC_IOGCSR_G2S_Pos (17U) 6907 #define TSC_IOGCSR_G2S_Msk (0x1UL << TSC_IOGCSR_G2S_Pos) /*!< 0x00020000 */ 6908 #define TSC_IOGCSR_G2S TSC_IOGCSR_G2S_Msk /*!<Analog IO GROUP2 status */ 6909 #define TSC_IOGCSR_G3S_Pos (18U) 6910 #define TSC_IOGCSR_G3S_Msk (0x1UL << TSC_IOGCSR_G3S_Pos) /*!< 0x00040000 */ 6911 #define TSC_IOGCSR_G3S TSC_IOGCSR_G3S_Msk /*!<Analog IO GROUP3 status */ 6912 #define TSC_IOGCSR_G4S_Pos (19U) 6913 #define TSC_IOGCSR_G4S_Msk (0x1UL << TSC_IOGCSR_G4S_Pos) /*!< 0x00080000 */ 6914 #define TSC_IOGCSR_G4S TSC_IOGCSR_G4S_Msk /*!<Analog IO GROUP4 status */ 6915 #define TSC_IOGCSR_G5S_Pos (20U) 6916 #define TSC_IOGCSR_G5S_Msk (0x1UL << TSC_IOGCSR_G5S_Pos) /*!< 0x00100000 */ 6917 #define TSC_IOGCSR_G5S TSC_IOGCSR_G5S_Msk /*!<Analog IO GROUP5 status */ 6918 #define TSC_IOGCSR_G6S_Pos (21U) 6919 #define TSC_IOGCSR_G6S_Msk (0x1UL << TSC_IOGCSR_G6S_Pos) /*!< 0x00200000 */ 6920 #define TSC_IOGCSR_G6S TSC_IOGCSR_G6S_Msk /*!<Analog IO GROUP6 status */ 6921 #define TSC_IOGCSR_G7S_Pos (22U) 6922 #define TSC_IOGCSR_G7S_Msk (0x1UL << TSC_IOGCSR_G7S_Pos) /*!< 0x00400000 */ 6923 #define TSC_IOGCSR_G7S TSC_IOGCSR_G7S_Msk /*!<Analog IO GROUP7 status */ 6924 #define TSC_IOGCSR_G8S_Pos (23U) 6925 #define TSC_IOGCSR_G8S_Msk (0x1UL << TSC_IOGCSR_G8S_Pos) /*!< 0x00800000 */ 6926 #define TSC_IOGCSR_G8S TSC_IOGCSR_G8S_Msk /*!<Analog IO GROUP8 status */ 6927 6928 /******************* Bit definition for TSC_IOGXCR register *****************/ 6929 #define TSC_IOGXCR_CNT_Pos (0U) 6930 #define TSC_IOGXCR_CNT_Msk (0x3FFFUL << TSC_IOGXCR_CNT_Pos) /*!< 0x00003FFF */ 6931 #define TSC_IOGXCR_CNT TSC_IOGXCR_CNT_Msk /*!<CNT[13:0] bits (Counter value) */ 6932 6933 /******************************************************************************/ 6934 /* */ 6935 /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */ 6936 /* */ 6937 /******************************************************************************/ 6938 6939 /* 6940 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 6941 */ 6942 /* Note: No specific macro feature on this device */ 6943 6944 /****************** Bit definition for USART_CR1 register *******************/ 6945 #define USART_CR1_UE_Pos (0U) 6946 #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00000001 */ 6947 #define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */ 6948 #define USART_CR1_UESM_Pos (1U) 6949 #define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) /*!< 0x00000002 */ 6950 #define USART_CR1_UESM USART_CR1_UESM_Msk /*!< USART Enable in STOP Mode */ 6951 #define USART_CR1_RE_Pos (2U) 6952 #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */ 6953 #define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */ 6954 #define USART_CR1_TE_Pos (3U) 6955 #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */ 6956 #define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */ 6957 #define USART_CR1_IDLEIE_Pos (4U) 6958 #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */ 6959 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */ 6960 #define USART_CR1_RXNEIE_Pos (5U) 6961 #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */ 6962 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */ 6963 #define USART_CR1_TCIE_Pos (6U) 6964 #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */ 6965 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */ 6966 #define USART_CR1_TXEIE_Pos (7U) 6967 #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */ 6968 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< TXE Interrupt Enable */ 6969 #define USART_CR1_PEIE_Pos (8U) 6970 #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */ 6971 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */ 6972 #define USART_CR1_PS_Pos (9U) 6973 #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */ 6974 #define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */ 6975 #define USART_CR1_PCE_Pos (10U) 6976 #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */ 6977 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */ 6978 #define USART_CR1_WAKE_Pos (11U) 6979 #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */ 6980 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Receiver Wakeup method */ 6981 #define USART_CR1_M_Pos (12U) 6982 #define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) /*!< 0x10001000 */ 6983 #define USART_CR1_M USART_CR1_M_Msk /*!< Word length */ 6984 #define USART_CR1_M0_Pos (12U) 6985 #define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) /*!< 0x00001000 */ 6986 #define USART_CR1_M0 USART_CR1_M0_Msk /*!< Word length - Bit 0 */ 6987 #define USART_CR1_MME_Pos (13U) 6988 #define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) /*!< 0x00002000 */ 6989 #define USART_CR1_MME USART_CR1_MME_Msk /*!< Mute Mode Enable */ 6990 #define USART_CR1_CMIE_Pos (14U) 6991 #define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) /*!< 0x00004000 */ 6992 #define USART_CR1_CMIE USART_CR1_CMIE_Msk /*!< Character match interrupt enable */ 6993 #define USART_CR1_OVER8_Pos (15U) 6994 #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */ 6995 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!< Oversampling by 8-bit or 16-bit mode */ 6996 #define USART_CR1_DEDT_Pos (16U) 6997 #define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) /*!< 0x001F0000 */ 6998 #define USART_CR1_DEDT USART_CR1_DEDT_Msk /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */ 6999 #define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) /*!< 0x00010000 */ 7000 #define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) /*!< 0x00020000 */ 7001 #define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) /*!< 0x00040000 */ 7002 #define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) /*!< 0x00080000 */ 7003 #define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) /*!< 0x00100000 */ 7004 #define USART_CR1_DEAT_Pos (21U) 7005 #define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) /*!< 0x03E00000 */ 7006 #define USART_CR1_DEAT USART_CR1_DEAT_Msk /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */ 7007 #define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) /*!< 0x00200000 */ 7008 #define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) /*!< 0x00400000 */ 7009 #define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) /*!< 0x00800000 */ 7010 #define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) /*!< 0x01000000 */ 7011 #define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) /*!< 0x02000000 */ 7012 #define USART_CR1_RTOIE_Pos (26U) 7013 #define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) /*!< 0x04000000 */ 7014 #define USART_CR1_RTOIE USART_CR1_RTOIE_Msk /*!< Receive Time Out interrupt enable */ 7015 #define USART_CR1_EOBIE_Pos (27U) 7016 #define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) /*!< 0x08000000 */ 7017 #define USART_CR1_EOBIE USART_CR1_EOBIE_Msk /*!< End of Block interrupt enable */ 7018 #define USART_CR1_M1_Pos (28U) 7019 #define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) /*!< 0x10000000 */ 7020 #define USART_CR1_M1 USART_CR1_M1_Msk /*!< Word length - Bit 1 */ 7021 /****************** Bit definition for USART_CR2 register *******************/ 7022 #define USART_CR2_ADDM7_Pos (4U) 7023 #define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) /*!< 0x00000010 */ 7024 #define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk /*!< 7-bit or 4-bit Address Detection */ 7025 #define USART_CR2_LBDL_Pos (5U) 7026 #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */ 7027 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */ 7028 #define USART_CR2_LBDIE_Pos (6U) 7029 #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */ 7030 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */ 7031 #define USART_CR2_LBCL_Pos (8U) 7032 #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */ 7033 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */ 7034 #define USART_CR2_CPHA_Pos (9U) 7035 #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */ 7036 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */ 7037 #define USART_CR2_CPOL_Pos (10U) 7038 #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */ 7039 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */ 7040 #define USART_CR2_CLKEN_Pos (11U) 7041 #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */ 7042 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */ 7043 #define USART_CR2_STOP_Pos (12U) 7044 #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */ 7045 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */ 7046 #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x00001000 */ 7047 #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x00002000 */ 7048 #define USART_CR2_LINEN_Pos (14U) 7049 #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */ 7050 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */ 7051 #define USART_CR2_SWAP_Pos (15U) 7052 #define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) /*!< 0x00008000 */ 7053 #define USART_CR2_SWAP USART_CR2_SWAP_Msk /*!< SWAP TX/RX pins */ 7054 #define USART_CR2_RXINV_Pos (16U) 7055 #define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) /*!< 0x00010000 */ 7056 #define USART_CR2_RXINV USART_CR2_RXINV_Msk /*!< RX pin active level inversion */ 7057 #define USART_CR2_TXINV_Pos (17U) 7058 #define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) /*!< 0x00020000 */ 7059 #define USART_CR2_TXINV USART_CR2_TXINV_Msk /*!< TX pin active level inversion */ 7060 #define USART_CR2_DATAINV_Pos (18U) 7061 #define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) /*!< 0x00040000 */ 7062 #define USART_CR2_DATAINV USART_CR2_DATAINV_Msk /*!< Binary data inversion */ 7063 #define USART_CR2_MSBFIRST_Pos (19U) 7064 #define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) /*!< 0x00080000 */ 7065 #define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk /*!< Most Significant Bit First */ 7066 #define USART_CR2_ABREN_Pos (20U) 7067 #define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) /*!< 0x00100000 */ 7068 #define USART_CR2_ABREN USART_CR2_ABREN_Msk /*!< Auto Baud-Rate Enable*/ 7069 #define USART_CR2_ABRMODE_Pos (21U) 7070 #define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) /*!< 0x00600000 */ 7071 #define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */ 7072 #define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) /*!< 0x00200000 */ 7073 #define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) /*!< 0x00400000 */ 7074 #define USART_CR2_RTOEN_Pos (23U) 7075 #define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) /*!< 0x00800000 */ 7076 #define USART_CR2_RTOEN USART_CR2_RTOEN_Msk /*!< Receiver Time-Out enable */ 7077 #define USART_CR2_ADD_Pos (24U) 7078 #define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) /*!< 0xFF000000 */ 7079 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */ 7080 7081 /****************** Bit definition for USART_CR3 register *******************/ 7082 #define USART_CR3_EIE_Pos (0U) 7083 #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */ 7084 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */ 7085 #define USART_CR3_IREN_Pos (1U) 7086 #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */ 7087 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */ 7088 #define USART_CR3_IRLP_Pos (2U) 7089 #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */ 7090 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */ 7091 #define USART_CR3_HDSEL_Pos (3U) 7092 #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */ 7093 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */ 7094 #define USART_CR3_NACK_Pos (4U) 7095 #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */ 7096 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!< SmartCard NACK enable */ 7097 #define USART_CR3_SCEN_Pos (5U) 7098 #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */ 7099 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< SmartCard mode enable */ 7100 #define USART_CR3_DMAR_Pos (6U) 7101 #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */ 7102 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */ 7103 #define USART_CR3_DMAT_Pos (7U) 7104 #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */ 7105 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */ 7106 #define USART_CR3_RTSE_Pos (8U) 7107 #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */ 7108 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */ 7109 #define USART_CR3_CTSE_Pos (9U) 7110 #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */ 7111 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */ 7112 #define USART_CR3_CTSIE_Pos (10U) 7113 #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */ 7114 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */ 7115 #define USART_CR3_ONEBIT_Pos (11U) 7116 #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */ 7117 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!< One sample bit method enable */ 7118 #define USART_CR3_OVRDIS_Pos (12U) 7119 #define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) /*!< 0x00001000 */ 7120 #define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk /*!< Overrun Disable */ 7121 #define USART_CR3_DDRE_Pos (13U) 7122 #define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) /*!< 0x00002000 */ 7123 #define USART_CR3_DDRE USART_CR3_DDRE_Msk /*!< DMA Disable on Reception Error */ 7124 #define USART_CR3_DEM_Pos (14U) 7125 #define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) /*!< 0x00004000 */ 7126 #define USART_CR3_DEM USART_CR3_DEM_Msk /*!< Driver Enable Mode */ 7127 #define USART_CR3_DEP_Pos (15U) 7128 #define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) /*!< 0x00008000 */ 7129 #define USART_CR3_DEP USART_CR3_DEP_Msk /*!< Driver Enable Polarity Selection */ 7130 #define USART_CR3_SCARCNT_Pos (17U) 7131 #define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) /*!< 0x000E0000 */ 7132 #define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */ 7133 #define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) /*!< 0x00020000 */ 7134 #define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) /*!< 0x00040000 */ 7135 #define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) /*!< 0x00080000 */ 7136 #define USART_CR3_WUS_Pos (20U) 7137 #define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) /*!< 0x00300000 */ 7138 #define USART_CR3_WUS USART_CR3_WUS_Msk /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */ 7139 #define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) /*!< 0x00100000 */ 7140 #define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) /*!< 0x00200000 */ 7141 #define USART_CR3_WUFIE_Pos (22U) 7142 #define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) /*!< 0x00400000 */ 7143 #define USART_CR3_WUFIE USART_CR3_WUFIE_Msk /*!< Wake Up Interrupt Enable */ 7144 #define USART_CR3_UCESM_Pos (23U) 7145 #define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos) /*!< 0x00800000 */ 7146 #define USART_CR3_UCESM USART_CR3_UCESM_Msk /*!< Clock Enable in Stop mode */ 7147 7148 /****************** Bit definition for USART_BRR register *******************/ 7149 #define USART_BRR_DIV_FRACTION_Pos (0U) 7150 #define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) /*!< 0x0000000F */ 7151 #define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk /*!< Fraction of USARTDIV */ 7152 #define USART_BRR_DIV_MANTISSA_Pos (4U) 7153 #define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) /*!< 0x0000FFF0 */ 7154 #define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk /*!< Mantissa of USARTDIV */ 7155 7156 /****************** Bit definition for USART_GTPR register ******************/ 7157 #define USART_GTPR_PSC_Pos (0U) 7158 #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */ 7159 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */ 7160 #define USART_GTPR_GT_Pos (8U) 7161 #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */ 7162 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */ 7163 7164 7165 /******************* Bit definition for USART_RTOR register *****************/ 7166 #define USART_RTOR_RTO_Pos (0U) 7167 #define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */ 7168 #define USART_RTOR_RTO USART_RTOR_RTO_Msk /*!< Receiver Time Out Value */ 7169 #define USART_RTOR_BLEN_Pos (24U) 7170 #define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) /*!< 0xFF000000 */ 7171 #define USART_RTOR_BLEN USART_RTOR_BLEN_Msk /*!< Block Length */ 7172 7173 /******************* Bit definition for USART_RQR register ******************/ 7174 #define USART_RQR_ABRRQ_Pos (0U) 7175 #define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) /*!< 0x00000001 */ 7176 #define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk /*!< Auto-Baud Rate Request */ 7177 #define USART_RQR_SBKRQ_Pos (1U) 7178 #define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) /*!< 0x00000002 */ 7179 #define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk /*!< Send Break Request */ 7180 #define USART_RQR_MMRQ_Pos (2U) 7181 #define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) /*!< 0x00000004 */ 7182 #define USART_RQR_MMRQ USART_RQR_MMRQ_Msk /*!< Mute Mode Request */ 7183 #define USART_RQR_RXFRQ_Pos (3U) 7184 #define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) /*!< 0x00000008 */ 7185 #define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk /*!< Receive Data flush Request */ 7186 #define USART_RQR_TXFRQ_Pos (4U) 7187 #define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) /*!< 0x00000010 */ 7188 #define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk /*!< Transmit data flush Request */ 7189 7190 /******************* Bit definition for USART_ISR register ******************/ 7191 #define USART_ISR_PE_Pos (0U) 7192 #define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) /*!< 0x00000001 */ 7193 #define USART_ISR_PE USART_ISR_PE_Msk /*!< Parity Error */ 7194 #define USART_ISR_FE_Pos (1U) 7195 #define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) /*!< 0x00000002 */ 7196 #define USART_ISR_FE USART_ISR_FE_Msk /*!< Framing Error */ 7197 #define USART_ISR_NE_Pos (2U) 7198 #define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) /*!< 0x00000004 */ 7199 #define USART_ISR_NE USART_ISR_NE_Msk /*!< Noise detected Flag */ 7200 #define USART_ISR_ORE_Pos (3U) 7201 #define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) /*!< 0x00000008 */ 7202 #define USART_ISR_ORE USART_ISR_ORE_Msk /*!< OverRun Error */ 7203 #define USART_ISR_IDLE_Pos (4U) 7204 #define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) /*!< 0x00000010 */ 7205 #define USART_ISR_IDLE USART_ISR_IDLE_Msk /*!< IDLE line detected */ 7206 #define USART_ISR_RXNE_Pos (5U) 7207 #define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos) /*!< 0x00000020 */ 7208 #define USART_ISR_RXNE USART_ISR_RXNE_Msk /*!< Read Data Register Not Empty */ 7209 #define USART_ISR_TC_Pos (6U) 7210 #define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) /*!< 0x00000040 */ 7211 #define USART_ISR_TC USART_ISR_TC_Msk /*!< Transmission Complete */ 7212 #define USART_ISR_TXE_Pos (7U) 7213 #define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos) /*!< 0x00000080 */ 7214 #define USART_ISR_TXE USART_ISR_TXE_Msk /*!< Transmit Data Register Empty */ 7215 #define USART_ISR_LBDF_Pos (8U) 7216 #define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) /*!< 0x00000100 */ 7217 #define USART_ISR_LBDF USART_ISR_LBDF_Msk /*!< LIN Break Detection Flag */ 7218 #define USART_ISR_CTSIF_Pos (9U) 7219 #define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) /*!< 0x00000200 */ 7220 #define USART_ISR_CTSIF USART_ISR_CTSIF_Msk /*!< CTS interrupt flag */ 7221 #define USART_ISR_CTS_Pos (10U) 7222 #define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) /*!< 0x00000400 */ 7223 #define USART_ISR_CTS USART_ISR_CTS_Msk /*!< CTS flag */ 7224 #define USART_ISR_RTOF_Pos (11U) 7225 #define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) /*!< 0x00000800 */ 7226 #define USART_ISR_RTOF USART_ISR_RTOF_Msk /*!< Receiver Time Out */ 7227 #define USART_ISR_EOBF_Pos (12U) 7228 #define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) /*!< 0x00001000 */ 7229 #define USART_ISR_EOBF USART_ISR_EOBF_Msk /*!< End Of Block Flag */ 7230 #define USART_ISR_ABRE_Pos (14U) 7231 #define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) /*!< 0x00004000 */ 7232 #define USART_ISR_ABRE USART_ISR_ABRE_Msk /*!< Auto-Baud Rate Error */ 7233 #define USART_ISR_ABRF_Pos (15U) 7234 #define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) /*!< 0x00008000 */ 7235 #define USART_ISR_ABRF USART_ISR_ABRF_Msk /*!< Auto-Baud Rate Flag */ 7236 #define USART_ISR_BUSY_Pos (16U) 7237 #define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) /*!< 0x00010000 */ 7238 #define USART_ISR_BUSY USART_ISR_BUSY_Msk /*!< Busy Flag */ 7239 #define USART_ISR_CMF_Pos (17U) 7240 #define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) /*!< 0x00020000 */ 7241 #define USART_ISR_CMF USART_ISR_CMF_Msk /*!< Character Match Flag */ 7242 #define USART_ISR_SBKF_Pos (18U) 7243 #define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) /*!< 0x00040000 */ 7244 #define USART_ISR_SBKF USART_ISR_SBKF_Msk /*!< Send Break Flag */ 7245 #define USART_ISR_RWU_Pos (19U) 7246 #define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) /*!< 0x00080000 */ 7247 #define USART_ISR_RWU USART_ISR_RWU_Msk /*!< Receive Wake Up from mute mode Flag */ 7248 #define USART_ISR_WUF_Pos (20U) 7249 #define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) /*!< 0x00100000 */ 7250 #define USART_ISR_WUF USART_ISR_WUF_Msk /*!< Wake Up from stop mode Flag */ 7251 #define USART_ISR_TEACK_Pos (21U) 7252 #define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) /*!< 0x00200000 */ 7253 #define USART_ISR_TEACK USART_ISR_TEACK_Msk /*!< Transmit Enable Acknowledge Flag */ 7254 #define USART_ISR_REACK_Pos (22U) 7255 #define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) /*!< 0x00400000 */ 7256 #define USART_ISR_REACK USART_ISR_REACK_Msk /*!< Receive Enable Acknowledge Flag */ 7257 7258 /******************* Bit definition for USART_ICR register ******************/ 7259 #define USART_ICR_PECF_Pos (0U) 7260 #define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) /*!< 0x00000001 */ 7261 #define USART_ICR_PECF USART_ICR_PECF_Msk /*!< Parity Error Clear Flag */ 7262 #define USART_ICR_FECF_Pos (1U) 7263 #define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) /*!< 0x00000002 */ 7264 #define USART_ICR_FECF USART_ICR_FECF_Msk /*!< Framing Error Clear Flag */ 7265 #define USART_ICR_NCF_Pos (2U) 7266 #define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos) /*!< 0x00000004 */ 7267 #define USART_ICR_NCF USART_ICR_NCF_Msk /*!< Noise detected Clear Flag */ 7268 #define USART_ICR_ORECF_Pos (3U) 7269 #define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) /*!< 0x00000008 */ 7270 #define USART_ICR_ORECF USART_ICR_ORECF_Msk /*!< OverRun Error Clear Flag */ 7271 #define USART_ICR_IDLECF_Pos (4U) 7272 #define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) /*!< 0x00000010 */ 7273 #define USART_ICR_IDLECF USART_ICR_IDLECF_Msk /*!< IDLE line detected Clear Flag */ 7274 #define USART_ICR_TCCF_Pos (6U) 7275 #define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) /*!< 0x00000040 */ 7276 #define USART_ICR_TCCF USART_ICR_TCCF_Msk /*!< Transmission Complete Clear Flag */ 7277 #define USART_ICR_LBDCF_Pos (8U) 7278 #define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) /*!< 0x00000100 */ 7279 #define USART_ICR_LBDCF USART_ICR_LBDCF_Msk /*!< LIN Break Detection Clear Flag */ 7280 #define USART_ICR_CTSCF_Pos (9U) 7281 #define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) /*!< 0x00000200 */ 7282 #define USART_ICR_CTSCF USART_ICR_CTSCF_Msk /*!< CTS Interrupt Clear Flag */ 7283 #define USART_ICR_RTOCF_Pos (11U) 7284 #define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) /*!< 0x00000800 */ 7285 #define USART_ICR_RTOCF USART_ICR_RTOCF_Msk /*!< Receiver Time Out Clear Flag */ 7286 #define USART_ICR_EOBCF_Pos (12U) 7287 #define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) /*!< 0x00001000 */ 7288 #define USART_ICR_EOBCF USART_ICR_EOBCF_Msk /*!< End Of Block Clear Flag */ 7289 #define USART_ICR_CMCF_Pos (17U) 7290 #define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) /*!< 0x00020000 */ 7291 #define USART_ICR_CMCF USART_ICR_CMCF_Msk /*!< Character Match Clear Flag */ 7292 #define USART_ICR_WUCF_Pos (20U) 7293 #define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) /*!< 0x00100000 */ 7294 #define USART_ICR_WUCF USART_ICR_WUCF_Msk /*!< Wake Up from stop mode Clear Flag */ 7295 7296 /* Compatibility defines with other series */ 7297 #define USART_ICR_NECF USART_ICR_NCF 7298 7299 /******************* Bit definition for USART_RDR register ******************/ 7300 #define USART_RDR_RDR_Pos (0U) 7301 #define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) /*!< 0x000001FF */ 7302 #define USART_RDR_RDR USART_RDR_RDR_Msk /*!< RDR[8:0] bits (Receive Data value) */ 7303 7304 /******************* Bit definition for USART_TDR register ******************/ 7305 #define USART_TDR_TDR_Pos (0U) 7306 #define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) /*!< 0x000001FF */ 7307 #define USART_TDR_TDR USART_TDR_TDR_Msk /*!< TDR[8:0] bits (Transmit Data value) */ 7308 7309 /******************************************************************************/ 7310 /* */ 7311 /* USB Device General registers */ 7312 /* */ 7313 /******************************************************************************/ 7314 #define USB_BASE (0x40005C00U) /*!< USB_IP Peripheral Registers base address */ 7315 #define USB_PMAADDR_Pos (13U) 7316 #define USB_PMAADDR_Msk (0x20003UL << USB_PMAADDR_Pos) /*!< 0x40006000 */ 7317 #define USB_PMAADDR USB_PMAADDR_Msk /*!< USB_IP Packet Memory Area base address */ 7318 7319 #define USB_CNTR (USB_BASE + 0x40) /*!< Control register */ 7320 #define USB_ISTR (USB_BASE + 0x44) /*!< Interrupt status register */ 7321 #define USB_FNR (USB_BASE + 0x48) /*!< Frame number register */ 7322 #define USB_DADDR (USB_BASE + 0x4C) /*!< Device address register */ 7323 #define USB_BTABLE (USB_BASE + 0x50) /*!< Buffer Table address register */ 7324 #define USB_LPMCSR (USB_BASE + 0x54) /*!< LPM Control and Status register */ 7325 #define USB_BCDR (USB_BASE + 0x58) /*!< Battery Charging detector register*/ 7326 7327 /**************************** ISTR interrupt events *************************/ 7328 #define USB_ISTR_CTR ((uint16_t)0x8000U) /*!< Correct TRansfer (clear-only bit) */ 7329 #define USB_ISTR_PMAOVR ((uint16_t)0x4000U) /*!< DMA OVeR/underrun (clear-only bit) */ 7330 #define USB_ISTR_ERR ((uint16_t)0x2000U) /*!< ERRor (clear-only bit) */ 7331 #define USB_ISTR_WKUP ((uint16_t)0x1000U) /*!< WaKe UP (clear-only bit) */ 7332 #define USB_ISTR_SUSP ((uint16_t)0x0800U) /*!< SUSPend (clear-only bit) */ 7333 #define USB_ISTR_RESET ((uint16_t)0x0400U) /*!< RESET (clear-only bit) */ 7334 #define USB_ISTR_SOF ((uint16_t)0x0200U) /*!< Start Of Frame (clear-only bit) */ 7335 #define USB_ISTR_ESOF ((uint16_t)0x0100U) /*!< Expected Start Of Frame (clear-only bit) */ 7336 #define USB_ISTR_L1REQ ((uint16_t)0x0080U) /*!< LPM L1 state request */ 7337 #define USB_ISTR_DIR ((uint16_t)0x0010U) /*!< DIRection of transaction (read-only bit) */ 7338 #define USB_ISTR_EP_ID ((uint16_t)0x000FU) /*!< EndPoint IDentifier (read-only bit) */ 7339 7340 #define USB_CLR_CTR (~USB_ISTR_CTR) /*!< clear Correct TRansfer bit */ 7341 #define USB_CLR_PMAOVR (~USB_ISTR_PMAOVR) /*!< clear DMA OVeR/underrun bit*/ 7342 #define USB_CLR_ERR (~USB_ISTR_ERR) /*!< clear ERRor bit */ 7343 #define USB_CLR_WKUP (~USB_ISTR_WKUP) /*!< clear WaKe UP bit */ 7344 #define USB_CLR_SUSP (~USB_ISTR_SUSP) /*!< clear SUSPend bit */ 7345 #define USB_CLR_RESET (~USB_ISTR_RESET) /*!< clear RESET bit */ 7346 #define USB_CLR_SOF (~USB_ISTR_SOF) /*!< clear Start Of Frame bit */ 7347 #define USB_CLR_ESOF (~USB_ISTR_ESOF) /*!< clear Expected Start Of Frame bit */ 7348 #define USB_CLR_L1REQ (~USB_ISTR_L1REQ) /*!< clear LPM L1 bit */ 7349 /************************* CNTR control register bits definitions ***********/ 7350 #define USB_CNTR_CTRM ((uint16_t)0x8000U) /*!< Correct TRansfer Mask */ 7351 #define USB_CNTR_PMAOVRM ((uint16_t)0x4000U) /*!< DMA OVeR/underrun Mask */ 7352 #define USB_CNTR_ERRM ((uint16_t)0x2000U) /*!< ERRor Mask */ 7353 #define USB_CNTR_WKUPM ((uint16_t)0x1000U) /*!< WaKe UP Mask */ 7354 #define USB_CNTR_SUSPM ((uint16_t)0x0800U) /*!< SUSPend Mask */ 7355 #define USB_CNTR_RESETM ((uint16_t)0x0400U) /*!< RESET Mask */ 7356 #define USB_CNTR_SOFM ((uint16_t)0x0200U) /*!< Start Of Frame Mask */ 7357 #define USB_CNTR_ESOFM ((uint16_t)0x0100U) /*!< Expected Start Of Frame Mask */ 7358 #define USB_CNTR_L1REQM ((uint16_t)0x0080U) /*!< LPM L1 state request interrupt mask */ 7359 #define USB_CNTR_L1RESUME ((uint16_t)0x0020U) /*!< LPM L1 Resume request */ 7360 #define USB_CNTR_RESUME ((uint16_t)0x0010U) /*!< RESUME request */ 7361 #define USB_CNTR_FSUSP ((uint16_t)0x0008U) /*!< Force SUSPend */ 7362 #define USB_CNTR_LPMODE ((uint16_t)0x0004U) /*!< Low-power MODE */ 7363 #define USB_CNTR_PDWN ((uint16_t)0x0002U) /*!< Power DoWN */ 7364 #define USB_CNTR_FRES ((uint16_t)0x0001U) /*!< Force USB RESet */ 7365 /************************* BCDR control register bits definitions ***********/ 7366 #define USB_BCDR_DPPU ((uint16_t)0x8000U) /*!< DP Pull-up Enable */ 7367 #define USB_BCDR_PS2DET ((uint16_t)0x0080U) /*!< PS2 port or proprietary charger detected */ 7368 #define USB_BCDR_SDET ((uint16_t)0x0040U) /*!< Secondary detection (SD) status */ 7369 #define USB_BCDR_PDET ((uint16_t)0x0020U) /*!< Primary detection (PD) status */ 7370 #define USB_BCDR_DCDET ((uint16_t)0x0010U) /*!< Data contact detection (DCD) status */ 7371 #define USB_BCDR_SDEN ((uint16_t)0x0008U) /*!< Secondary detection (SD) mode enable */ 7372 #define USB_BCDR_PDEN ((uint16_t)0x0004U) /*!< Primary detection (PD) mode enable */ 7373 #define USB_BCDR_DCDEN ((uint16_t)0x0002U) /*!< Data contact detection (DCD) mode enable */ 7374 #define USB_BCDR_BCDEN ((uint16_t)0x0001U) /*!< Battery charging detector (BCD) enable */ 7375 /*************************** LPM register bits definitions ******************/ 7376 #define USB_LPMCSR_BESL ((uint16_t)0x00F0U) /*!< BESL value received with last ACKed LPM Token */ 7377 #define USB_LPMCSR_REMWAKE ((uint16_t)0x0008U) /*!< bRemoteWake value received with last ACKed LPM Token */ 7378 #define USB_LPMCSR_LPMACK ((uint16_t)0x0002U) /*!< LPM Token acknowledge enable*/ 7379 #define USB_LPMCSR_LMPEN ((uint16_t)0x0001U) /*!< LPM support enable */ 7380 /******************** FNR Frame Number Register bit definitions ************/ 7381 #define USB_FNR_RXDP ((uint16_t)0x8000U) /*!< status of D+ data line */ 7382 #define USB_FNR_RXDM ((uint16_t)0x4000U) /*!< status of D- data line */ 7383 #define USB_FNR_LCK ((uint16_t)0x2000U) /*!< LoCKed */ 7384 #define USB_FNR_LSOF ((uint16_t)0x1800U) /*!< Lost SOF */ 7385 #define USB_FNR_FN ((uint16_t)0x07FFU) /*!< Frame Number */ 7386 /******************** DADDR Device ADDRess bit definitions ****************/ 7387 #define USB_DADDR_EF ((uint8_t)0x80U) /*!< USB device address Enable Function */ 7388 #define USB_DADDR_ADD ((uint8_t)0x7FU) /*!< USB device address */ 7389 /****************************** Endpoint register *************************/ 7390 #define USB_EP0R USB_BASE /*!< endpoint 0 register address */ 7391 #define USB_EP1R (USB_BASE + 0x04) /*!< endpoint 1 register address */ 7392 #define USB_EP2R (USB_BASE + 0x08) /*!< endpoint 2 register address */ 7393 #define USB_EP3R (USB_BASE + 0x0C) /*!< endpoint 3 register address */ 7394 #define USB_EP4R (USB_BASE + 0x10) /*!< endpoint 4 register address */ 7395 #define USB_EP5R (USB_BASE + 0x14) /*!< endpoint 5 register address */ 7396 #define USB_EP6R (USB_BASE + 0x18) /*!< endpoint 6 register address */ 7397 #define USB_EP7R (USB_BASE + 0x1C) /*!< endpoint 7 register address */ 7398 /* bit positions */ 7399 #define USB_EP_CTR_RX ((uint16_t)0x8000U) /*!< EndPoint Correct TRansfer RX */ 7400 #define USB_EP_DTOG_RX ((uint16_t)0x4000U) /*!< EndPoint Data TOGGLE RX */ 7401 #define USB_EPRX_STAT ((uint16_t)0x3000U) /*!< EndPoint RX STATus bit field */ 7402 #define USB_EP_SETUP ((uint16_t)0x0800U) /*!< EndPoint SETUP */ 7403 #define USB_EP_T_FIELD ((uint16_t)0x0600U) /*!< EndPoint TYPE */ 7404 #define USB_EP_KIND ((uint16_t)0x0100U) /*!< EndPoint KIND */ 7405 #define USB_EP_CTR_TX ((uint16_t)0x0080U) /*!< EndPoint Correct TRansfer TX */ 7406 #define USB_EP_DTOG_TX ((uint16_t)0x0040U) /*!< EndPoint Data TOGGLE TX */ 7407 #define USB_EPTX_STAT ((uint16_t)0x0030U) /*!< EndPoint TX STATus bit field */ 7408 #define USB_EPADDR_FIELD ((uint16_t)0x000FU) /*!< EndPoint ADDRess FIELD */ 7409 7410 /* EndPoint REGister MASK (no toggle fields) */ 7411 #define USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD) 7412 /*!< EP_TYPE[1:0] EndPoint TYPE */ 7413 #define USB_EP_TYPE_MASK ((uint16_t)0x0600U) /*!< EndPoint TYPE Mask */ 7414 #define USB_EP_BULK ((uint16_t)0x0000U) /*!< EndPoint BULK */ 7415 #define USB_EP_CONTROL ((uint16_t)0x0200U) /*!< EndPoint CONTROL */ 7416 #define USB_EP_ISOCHRONOUS ((uint16_t)0x0400U) /*!< EndPoint ISOCHRONOUS */ 7417 #define USB_EP_INTERRUPT ((uint16_t)0x0600U) /*!< EndPoint INTERRUPT */ 7418 #define USB_EP_T_MASK ((uint16_t) ~USB_EP_T_FIELD & USB_EPREG_MASK) 7419 7420 #define USB_EPKIND_MASK ((uint16_t)~USB_EP_KIND & USB_EPREG_MASK) /*!< EP_KIND EndPoint KIND */ 7421 /*!< STAT_TX[1:0] STATus for TX transfer */ 7422 #define USB_EP_TX_DIS ((uint16_t)0x0000U) /*!< EndPoint TX DISabled */ 7423 #define USB_EP_TX_STALL ((uint16_t)0x0010U) /*!< EndPoint TX STALLed */ 7424 #define USB_EP_TX_NAK ((uint16_t)0x0020U) /*!< EndPoint TX NAKed */ 7425 #define USB_EP_TX_VALID ((uint16_t)0x0030U) /*!< EndPoint TX VALID */ 7426 #define USB_EPTX_DTOG1 ((uint16_t)0x0010U) /*!< EndPoint TX Data TOGgle bit1 */ 7427 #define USB_EPTX_DTOG2 ((uint16_t)0x0020U) /*!< EndPoint TX Data TOGgle bit2 */ 7428 #define USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK) 7429 /*!< STAT_RX[1:0] STATus for RX transfer */ 7430 #define USB_EP_RX_DIS ((uint16_t)0x0000U) /*!< EndPoint RX DISabled */ 7431 #define USB_EP_RX_STALL ((uint16_t)0x1000U) /*!< EndPoint RX STALLed */ 7432 #define USB_EP_RX_NAK ((uint16_t)0x2000U) /*!< EndPoint RX NAKed */ 7433 #define USB_EP_RX_VALID ((uint16_t)0x3000U) /*!< EndPoint RX VALID */ 7434 #define USB_EPRX_DTOG1 ((uint16_t)0x1000U) /*!< EndPoint RX Data TOGgle bit1 */ 7435 #define USB_EPRX_DTOG2 ((uint16_t)0x2000U) /*!< EndPoint RX Data TOGgle bit1 */ 7436 #define USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK) 7437 7438 /******************************************************************************/ 7439 /* */ 7440 /* Window WATCHDOG (WWDG) */ 7441 /* */ 7442 /******************************************************************************/ 7443 7444 /******************* Bit definition for WWDG_CR register ********************/ 7445 #define WWDG_CR_T_Pos (0U) 7446 #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */ 7447 #define WWDG_CR_T WWDG_CR_T_Msk /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */ 7448 #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x00000001 */ 7449 #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x00000002 */ 7450 #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x00000004 */ 7451 #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x00000008 */ 7452 #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x00000010 */ 7453 #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x00000020 */ 7454 #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x00000040 */ 7455 7456 /* Legacy defines */ 7457 #define WWDG_CR_T0 WWDG_CR_T_0 7458 #define WWDG_CR_T1 WWDG_CR_T_1 7459 #define WWDG_CR_T2 WWDG_CR_T_2 7460 #define WWDG_CR_T3 WWDG_CR_T_3 7461 #define WWDG_CR_T4 WWDG_CR_T_4 7462 #define WWDG_CR_T5 WWDG_CR_T_5 7463 #define WWDG_CR_T6 WWDG_CR_T_6 7464 7465 #define WWDG_CR_WDGA_Pos (7U) 7466 #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */ 7467 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!< Activation bit */ 7468 7469 /******************* Bit definition for WWDG_CFR register *******************/ 7470 #define WWDG_CFR_W_Pos (0U) 7471 #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */ 7472 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!< W[6:0] bits (7-bit window value) */ 7473 #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x00000001 */ 7474 #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x00000002 */ 7475 #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x00000004 */ 7476 #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x00000008 */ 7477 #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x00000010 */ 7478 #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x00000020 */ 7479 #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x00000040 */ 7480 7481 /* Legacy defines */ 7482 #define WWDG_CFR_W0 WWDG_CFR_W_0 7483 #define WWDG_CFR_W1 WWDG_CFR_W_1 7484 #define WWDG_CFR_W2 WWDG_CFR_W_2 7485 #define WWDG_CFR_W3 WWDG_CFR_W_3 7486 #define WWDG_CFR_W4 WWDG_CFR_W_4 7487 #define WWDG_CFR_W5 WWDG_CFR_W_5 7488 #define WWDG_CFR_W6 WWDG_CFR_W_6 7489 7490 #define WWDG_CFR_WDGTB_Pos (7U) 7491 #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */ 7492 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!< WDGTB[1:0] bits (Timer Base) */ 7493 #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000080 */ 7494 #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000100 */ 7495 7496 /* Legacy defines */ 7497 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 7498 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 7499 7500 #define WWDG_CFR_EWI_Pos (9U) 7501 #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */ 7502 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!< Early Wakeup Interrupt */ 7503 7504 /******************* Bit definition for WWDG_SR register ********************/ 7505 #define WWDG_SR_EWIF_Pos (0U) 7506 #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */ 7507 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!< Early Wakeup Interrupt Flag */ 7508 7509 /** 7510 * @} 7511 */ 7512 7513 /** 7514 * @} 7515 */ 7516 7517 /** @addtogroup Exported_macros 7518 * @{ 7519 */ 7520 7521 /******************************* ADC Instances ********************************/ 7522 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) 7523 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON) 7524 7525 /******************************* COMP Instances *******************************/ 7526 #define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \ 7527 ((INSTANCE) == COMP2)) 7528 7529 #define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON) 7530 7531 /******************************* CRC Instances ********************************/ 7532 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) 7533 7534 /******************************* DAC Instances *********************************/ 7535 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC) 7536 7537 /******************************* DMA Instances *********************************/ 7538 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \ 7539 ((INSTANCE) == DMA1_Channel2) || \ 7540 ((INSTANCE) == DMA1_Channel3) || \ 7541 ((INSTANCE) == DMA1_Channel4) || \ 7542 ((INSTANCE) == DMA1_Channel5) || \ 7543 ((INSTANCE) == DMA1_Channel6) || \ 7544 ((INSTANCE) == DMA1_Channel7)) 7545 7546 /******************************* GPIO Instances *******************************/ 7547 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 7548 ((INSTANCE) == GPIOB) || \ 7549 ((INSTANCE) == GPIOC) || \ 7550 ((INSTANCE) == GPIOD) || \ 7551 ((INSTANCE) == GPIOE) || \ 7552 ((INSTANCE) == GPIOH)) 7553 7554 #define IS_GPIO_AF_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 7555 ((INSTANCE) == GPIOB) || \ 7556 ((INSTANCE) == GPIOC) || \ 7557 ((INSTANCE) == GPIOD) || \ 7558 ((INSTANCE) == GPIOE) || \ 7559 ((INSTANCE) == GPIOH)) 7560 7561 /******************************** I2C Instances *******************************/ 7562 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7563 ((INSTANCE) == I2C2) || \ 7564 ((INSTANCE) == I2C3)) 7565 7566 /****************** I2C Instances : wakeup capability from stop modes *********/ 7567 #define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7568 ((INSTANCE) == I2C3)) 7569 7570 7571 /******************************** I2S Instances *******************************/ 7572 #define IS_I2S_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI2) 7573 7574 /******************************* RNG Instances ********************************/ 7575 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) 7576 7577 /****************************** RTC Instances *********************************/ 7578 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) 7579 7580 /******************************** SMBUS Instances *****************************/ 7581 #define IS_SMBUS_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7582 ((INSTANCE) == I2C3)) 7583 7584 /******************************** SPI Instances *******************************/ 7585 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \ 7586 ((INSTANCE) == SPI2)) 7587 7588 /****************** LPTIM Instances : All supported instances *****************/ 7589 #define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 7590 7591 /************* LPTIM instances supporting the encoder mode feature ************/ 7592 #define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 7593 7594 /****************** TIM Instances : All supported instances *******************/ 7595 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7596 ((INSTANCE) == TIM3) || \ 7597 ((INSTANCE) == TIM6) || \ 7598 ((INSTANCE) == TIM7) || \ 7599 ((INSTANCE) == TIM21) || \ 7600 ((INSTANCE) == TIM22)) 7601 7602 /************* TIM Instances : at least 1 capture/compare channel *************/ 7603 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7604 ((INSTANCE) == TIM3) || \ 7605 ((INSTANCE) == TIM21) || \ 7606 ((INSTANCE) == TIM22)) 7607 7608 /************ TIM Instances : at least 2 capture/compare channels *************/ 7609 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7610 ((INSTANCE) == TIM3) || \ 7611 ((INSTANCE) == TIM21) || \ 7612 ((INSTANCE) == TIM22)) 7613 7614 /************ TIM Instances : at least 3 capture/compare channels *************/ 7615 #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7616 ((INSTANCE) == TIM3)) 7617 7618 /************ TIM Instances : at least 4 capture/compare channels *************/ 7619 #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7620 ((INSTANCE) == TIM3)) 7621 7622 /****************** TIM Instances : DMA requests generation (UDE) *************/ 7623 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7624 ((INSTANCE) == TIM3) || \ 7625 ((INSTANCE) == TIM6) || \ 7626 ((INSTANCE) == TIM7)) 7627 7628 /************ TIM Instances : DMA requests generation (CCxDE) *****************/ 7629 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7630 ((INSTANCE) == TIM3)) 7631 7632 /******************** TIM Instances : DMA burst feature ***********************/ 7633 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7634 ((INSTANCE) == TIM3)) 7635 7636 /******************* TIM Instances : output(s) available **********************/ 7637 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ 7638 (((((INSTANCE) == TIM2) || \ 7639 ((INSTANCE) == TIM3)) \ 7640 && \ 7641 (((CHANNEL) == TIM_CHANNEL_1) || \ 7642 ((CHANNEL) == TIM_CHANNEL_2) || \ 7643 ((CHANNEL) == TIM_CHANNEL_3) || \ 7644 ((CHANNEL) == TIM_CHANNEL_4))) \ 7645 || \ 7646 (((INSTANCE) == TIM21) && \ 7647 (((CHANNEL) == TIM_CHANNEL_1) || \ 7648 ((CHANNEL) == TIM_CHANNEL_2))) \ 7649 || \ 7650 (((INSTANCE) == TIM22) && \ 7651 (((CHANNEL) == TIM_CHANNEL_1) || \ 7652 ((CHANNEL) == TIM_CHANNEL_2)))) 7653 7654 /****************** TIM Instances : supporting clock division *****************/ 7655 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7656 ((INSTANCE) == TIM3) || \ 7657 ((INSTANCE) == TIM21) || \ 7658 ((INSTANCE) == TIM22)) 7659 7660 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/ 7661 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7662 ((INSTANCE) == TIM3) || \ 7663 ((INSTANCE) == TIM21)) 7664 7665 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/ 7666 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7667 ((INSTANCE) == TIM3) || \ 7668 ((INSTANCE) == TIM21) || \ 7669 ((INSTANCE) == TIM22)) 7670 7671 /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/ 7672 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7673 ((INSTANCE) == TIM3) || \ 7674 ((INSTANCE) == TIM21)) 7675 7676 /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/ 7677 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7678 ((INSTANCE) == TIM3) || \ 7679 ((INSTANCE) == TIM21) || \ 7680 ((INSTANCE) == TIM22)) 7681 7682 /****************** TIM Instances : supporting counting mode selection ********/ 7683 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7684 ((INSTANCE) == TIM3) || \ 7685 ((INSTANCE) == TIM21) || \ 7686 ((INSTANCE) == TIM22)) 7687 7688 /****************** TIM Instances : supporting encoder interface **************/ 7689 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7690 ((INSTANCE) == TIM3) || \ 7691 ((INSTANCE) == TIM21) || \ 7692 ((INSTANCE) == TIM22)) 7693 7694 /***************** TIM Instances : external trigger input available ************/ 7695 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7696 ((INSTANCE) == TIM3) || \ 7697 ((INSTANCE) == TIM21) || \ 7698 ((INSTANCE) == TIM22)) 7699 7700 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/ 7701 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7702 ((INSTANCE) == TIM3) || \ 7703 ((INSTANCE) == TIM6) || \ 7704 ((INSTANCE) == TIM7) || \ 7705 ((INSTANCE) == TIM21) || \ 7706 ((INSTANCE) == TIM22)) 7707 7708 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/ 7709 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7710 ((INSTANCE) == TIM3) || \ 7711 ((INSTANCE) == TIM21) || \ 7712 ((INSTANCE) == TIM22)) 7713 7714 /****************** TIM Instances : remapping capability **********************/ 7715 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7716 ((INSTANCE) == TIM3) || \ 7717 ((INSTANCE) == TIM21) || \ 7718 ((INSTANCE) == TIM22)) 7719 7720 /******************* TIM Instances : output(s) OCXEC register *****************/ 7721 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7722 ((INSTANCE) == TIM3)) 7723 7724 /******************* TIM Instances : Timer input XOR function *****************/ 7725 #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7726 ((INSTANCE) == TIM3)) 7727 7728 /****************************** TSC Instances *********************************/ 7729 #define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC) 7730 7731 /******************** UART Instances : Asynchronous mode **********************/ 7732 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7733 ((INSTANCE) == USART2) || \ 7734 ((INSTANCE) == USART4) || \ 7735 ((INSTANCE) == USART5)) 7736 7737 /******************** USART Instances : Synchronous mode **********************/ 7738 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7739 ((INSTANCE) == USART2) || \ 7740 ((INSTANCE) == USART4) || \ 7741 ((INSTANCE) == USART5)) 7742 7743 /****************** USART Instances : Auto Baud Rate detection ****************/ 7744 7745 #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7746 ((INSTANCE) == USART2)) 7747 7748 /****************** UART Instances : Driver Enable *****************/ 7749 #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7750 ((INSTANCE) == USART2) || \ 7751 ((INSTANCE) == USART4) || \ 7752 ((INSTANCE) == USART5) || \ 7753 ((INSTANCE) == LPUART1)) 7754 7755 /******************** UART Instances : Half-Duplex mode **********************/ 7756 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7757 ((INSTANCE) == USART2) || \ 7758 ((INSTANCE) == USART4) || \ 7759 ((INSTANCE) == USART5) || \ 7760 ((INSTANCE) == LPUART1)) 7761 7762 /******************** UART Instances : LIN mode **********************/ 7763 #define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7764 ((INSTANCE) == USART2)) 7765 7766 /******************** UART Instances : Wake-up from Stop mode **********************/ 7767 #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7768 ((INSTANCE) == USART2) || \ 7769 ((INSTANCE) == LPUART1)) 7770 7771 /****************** UART Instances : Hardware Flow control ********************/ 7772 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7773 ((INSTANCE) == USART2) || \ 7774 ((INSTANCE) == USART4) || \ 7775 ((INSTANCE) == USART5) || \ 7776 ((INSTANCE) == LPUART1)) 7777 7778 /********************* UART Instances : Smard card mode ***********************/ 7779 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7780 ((INSTANCE) == USART2)) 7781 7782 /*********************** UART Instances : IRDA mode ***************************/ 7783 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7784 ((INSTANCE) == USART2)) 7785 7786 /******************** LPUART Instance *****************************************/ 7787 #define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) 7788 7789 /****************************** IWDG Instances ********************************/ 7790 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) 7791 7792 /******************************* USB Instances *******************************/ 7793 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB) 7794 #define IS_PCD_ALL_INSTANCE IS_USB_ALL_INSTANCE 7795 7796 /****************************** WWDG Instances ********************************/ 7797 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) 7798 7799 /****************************** LCD Instances ********************************/ 7800 #define IS_LCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LCD) 7801 7802 /** 7803 * @} 7804 */ 7805 7806 /******************************************************************************/ 7807 /* For a painless codes migration between the STM32L0xx device product */ 7808 /* lines, the aliases defined below are put in place to overcome the */ 7809 /* differences in the interrupt handlers and IRQn definitions. */ 7810 /* No need to update developed interrupt code when moving across */ 7811 /* product lines within the same STM32L0 Family */ 7812 /******************************************************************************/ 7813 7814 /* Aliases for __IRQn */ 7815 7816 #define LPUART1_IRQn RNG_LPUART1_IRQn 7817 #define AES_LPUART1_IRQn RNG_LPUART1_IRQn 7818 #define AES_RNG_LPUART1_IRQn RNG_LPUART1_IRQn 7819 #define TIM6_IRQn TIM6_DAC_IRQn 7820 #define RCC_IRQn RCC_CRS_IRQn 7821 #define DMA1_Channel4_5_IRQn DMA1_Channel4_5_6_7_IRQn 7822 #define ADC1_IRQn ADC1_COMP_IRQn 7823 #define SVC_IRQn SVCall_IRQn 7824 7825 /* Aliases for __IRQHandler */ 7826 #define LPUART1_IRQHandler RNG_LPUART1_IRQHandler 7827 #define AES_LPUART1_IRQHandler RNG_LPUART1_IRQHandler 7828 #define AES_RNG_LPUART1_IRQHandler RNG_LPUART1_IRQHandler 7829 #define TIM6_IRQHandler TIM6_DAC_IRQHandler 7830 #define RCC_IRQHandler RCC_CRS_IRQHandler 7831 #define DMA1_Channel4_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler 7832 #define ADC1_IRQHandler ADC1_COMP_IRQHandler 7833 7834 /** 7835 * @} 7836 */ 7837 7838 /** 7839 * @} 7840 */ 7841 7842 #ifdef __cplusplus 7843 } 7844 #endif /* __cplusplus */ 7845 7846 #endif /* __STM32L073xx_H */ 7847 7848 7849 7850
