1<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
2<html xmlns="http://www.w3.org/1999/xhtml">
3<head>
4<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
5<meta http-equiv="X-UA-Compatible" content="IE=9"/>
6<meta name="generator" content="Doxygen 1.8.13"/>
7<meta name="viewport" content="width=device-width, initial-scale=1"/>
8<title>ISSDK: boardkit/frdm-k64f/clock_config.c Source File</title>
9<link href="tabs.css" rel="stylesheet" type="text/css"/>
10<script type="text/javascript" src="jquery.js"></script>
11<script type="text/javascript" src="dynsections.js"></script>
12<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
13</head>
14<body>
15<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
16<div id="titlearea">
17<table cellspacing="0" cellpadding="0">
18 <tbody>
19 <tr style="height: 56px;">
20  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
21  <td id="projectalign" style="padding-left: 0.5em;">
22   <div id="projectname">ISSDK
23   &#160;<span id="projectnumber">1.8</span>
24   </div>
25   <div id="projectbrief">IoT Sensing Software Development Kit</div>
26  </td>
27 </tr>
28 </tbody>
29</table>
30</div>
31<!-- end header part -->
32<!-- Generated by Doxygen 1.8.13 -->
33<script type="text/javascript" src="menudata.js"></script>
34<script type="text/javascript" src="menu.js"></script>
35<script type="text/javascript">
36$(function() {
37  initMenu('',false,false,'search.php','Search');
38});
39</script>
40<div id="main-nav"></div>
41<div id="nav-path" class="navpath">
42  <ul>
43<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_3614a3810f3c4eeaffe2259fdfef6294.html">frdm-k64f</a></li>  </ul>
44</div>
45</div><!-- top -->
46<div class="header">
47  <div class="headertitle">
48<div class="title">clock_config.c</div>  </div>
49</div><!--header-->
50<div class="contents">
51<a href="a04223.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * How to setup clock using clock driver functions:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. CLOCK_SetSimSafeDivs, to make sure core clock, bus clock, flexbus clock</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    and flash clock are in allowed range during clock mode switch.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 2. Call CLOCK_Osc0Init to setup OSC clock, if it is used in target mode.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Set MCG configuration, MCG includes three parts: FLL clock, PLL clock and</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    internal reference clock(MCGIRCLK). Follow the steps to setup:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    1). Call CLOCK_BootToXxxMode to set MCG to target mode.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    2). If target mode is FBI/BLPI/PBI mode, the MCGIRCLK has been configured</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *        correctly. For other modes, need to call CLOCK_SetInternalRefClkConfig</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *        explicitly to setup MCGIRCLK.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *    3). Don&#39;t need to configure FLL explicitly, because if target mode is FLL</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *        mode, then FLL has been configured by the function CLOCK_BootToXxxMode,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *        if the target mode is not FLL mode, the FLL is disabled.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *    4). If target mode is PEE/PBE/PEI/PBI mode, then the related PLL has been</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *        setup by CLOCK_BootToXxxMode. In FBE/FBI/FEE/FBE mode, the PLL could</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *        be enabled independently, call CLOCK_EnablePll0 explicitly in this case.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * 4. Call CLOCK_SetSimConfig to set the clock configuration in SIM.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR THE CLOCKS TOOL *****************************</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">!!ClocksProfile</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">product: Clocks v1.0</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">processor: MK64FN1M0xxx12</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">package_id: MK64FN1M0VLL12</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">mcu_data: ksdk2_0</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">processor_version: 1.0.1</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">board: FRDM-K64F</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR THE CLOCKS TOOL **/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;fsl_smc.h&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a04280.html">clock_config.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04223.html#ab7ada7a74d398bf218d4d25934fce66c">   53</a></span>&#160;<span class="preprocessor">#define MCG_PLL_DISABLE                                   0U  </span><span class="comment">/*!&lt; MCGPLLCLK disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a04223.html#a7053135236cea87e9b441946b8e716b9">   54</a></span>&#160;<span class="preprocessor">#define OSC_CAP0P                                         0U  </span><span class="comment">/*!&lt; Oscillator 0pF capacitor load */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a04223.html#a24aceb6d1cd39e00a352cdbf31b55e28">   55</a></span>&#160;<span class="preprocessor">#define OSC_ER_CLK_DISABLE                                0U  </span><span class="comment">/*!&lt; Disable external reference clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a04223.html#a7b20ee9fbe65f61be2fb21e18f088bf7">   56</a></span>&#160;<span class="preprocessor">#define SIM_OSC32KSEL_RTC32KCLK_CLK                       2U  </span><span class="comment">/*!&lt; OSC32KSEL select: RTC32KCLK clock (32.768kHz) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a04223.html#a3679830dce5c840eb5f96a7644fb6c83">   57</a></span>&#160;<span class="preprocessor">#define SIM_PLLFLLSEL_IRC48MCLK_CLK                       3U  </span><span class="comment">/*!&lt; PLLFLL select: IRC48MCLK clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04223.html#a07e083fe42018c972411cf57fe13278f">   58</a></span>&#160;<span class="preprocessor">#define SIM_PLLFLLSEL_MCGPLLCLK_CLK                       1U  </span><span class="comment">/*!&lt; PLLFLL select: MCGPLLCLK clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * Variables</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* System clock frequency. */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * Code</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/*FUNCTION**********************************************************************</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * Function Name : CLOCK_CONFIG_SetFllExtRefDiv</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * Description   : Configure FLL external reference divider (FRDIV).</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * Param frdiv   : The value to set FRDIV.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *END**************************************************************************/</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> CLOCK_CONFIG_SetFllExtRefDiv(uint8_t frdiv)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    MCG-&gt;C1 = ((MCG-&gt;C1 &amp; ~MCG_C1_FRDIV_MASK) | MCG_C1_FRDIV(frdiv));</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> ********************** Configuration BOARD_BootClockRUN ***********************</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR THE CLOCKS TOOL *****************************</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">!!Configuration</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">name: BOARD_BootClockRUN</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">outputs:</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">- {id: Bus_clock.outFreq, value: 60 MHz}</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">- {id: Core_clock.outFreq, value: 120 MHz, locked: true, accuracy: &#39;0.001&#39;}</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">- {id: Flash_clock.outFreq, value: 24 MHz}</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">- {id: FlexBus_clock.outFreq, value: 40 MHz}</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">- {id: LPO_clock.outFreq, value: 1 kHz}</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">- {id: MCGFFCLK.outFreq, value: 1.5625 MHz}</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">- {id: MCGIRCLK.outFreq, value: 32.768 kHz}</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">- {id: OSCERCLK.outFreq, value: 50 MHz}</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">- {id: PLLFLLCLK.outFreq, value: 120 MHz}</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">- {id: System_clock.outFreq, value: 120 MHz}</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">settings:</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">- {id: MCGMode, value: PEE}</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">- {id: MCG.FCRDIV.scale, value: &#39;1&#39;, locked: true}</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">- {id: MCG.FRDIV.scale, value: &#39;32&#39;}</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">- {id: MCG.IREFS.sel, value: MCG.FRDIV}</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">- {id: MCG.PLLS.sel, value: MCG.PLL}</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">- {id: MCG.PRDIV.scale, value: &#39;20&#39;, locked: true}</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">- {id: MCG.VDIV.scale, value: &#39;48&#39;, locked: true}</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">- {id: MCG_C1_IRCLKEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">- {id: MCG_C2_RANGE0_CFG, value: Very_high}</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">- {id: MCG_C2_RANGE0_FRDIV_CFG, value: Very_high}</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">- {id: OSC_CR_ERCLKEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">- {id: RTCCLKOUTConfig, value: &#39;yes&#39;}</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">- {id: RTC_CR_OSCE_CFG, value: Enabled}</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">- {id: RTC_CR_OSC_CAP_LOAD_CFG, value: SC10PF}</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">- {id: SIM.OSC32KSEL.sel, value: RTC.RTC32KCLK}</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">- {id: SIM.OUTDIV2.scale, value: &#39;2&#39;}</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">- {id: SIM.OUTDIV3.scale, value: &#39;3&#39;}</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">- {id: SIM.OUTDIV4.scale, value: &#39;5&#39;}</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">- {id: SIM.PLLFLLSEL.sel, value: MCG.MCGPLLCLK}</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">- {id: SIM.RTCCLKOUTSEL.sel, value: RTC.RTC32KCLK}</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">- {id: SIM.SDHCSRCSEL.sel, value: OSC.OSCERCLK}</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">- {id: SIM.TIMESRCSEL.sel, value: OSC.OSCERCLK}</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">- {id: SIM.USBDIV.scale, value: &#39;5&#39;}</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">- {id: SIM.USBFRAC.scale, value: &#39;2&#39;}</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">- {id: SIM.USBSRCSEL.sel, value: SIM.USBDIV}</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">sources:</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">- {id: OSC.OSC.outFreq, value: 50 MHz, enabled: true}</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR THE CLOCKS TOOL **/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * Variables for BOARD_BootClockRUN configuration</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a04286.html#a33df7e51829cab27a33a81ab9ecc919f">  131</a></span>&#160;<span class="keyword">const</span> mcg_config_t <a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        .mcgMode = kMCG_ModePEE,                  <span class="comment">/* PEE - PLL Engaged External */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        .irclkEnableMode = kMCG_IrclkEnable,      <span class="comment">/* MCGIRCLK enabled, MCGIRCLK disabled in STOP mode */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        .ircs = kMCG_IrcSlow,                     <span class="comment">/* Slow internal reference clock selected */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        .fcrdiv = 0x0U,                           <span class="comment">/* Fast IRC divider: divided by 1 */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        .frdiv = 0x0U,                            <span class="comment">/* FLL reference clock divider: divided by 32 */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        .drs = kMCG_DrsLow,                       <span class="comment">/* Low frequency range */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        .dmx32 = kMCG_Dmx32Default,               <span class="comment">/* DCO has a default range of 25% */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        .oscsel = kMCG_OscselOsc,                 <span class="comment">/* Selects System Oscillator (OSCCLK) */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        .pll0Config =</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                .enableMode = <a class="code" href="a04223.html#ab7ada7a74d398bf218d4d25934fce66c">MCG_PLL_DISABLE</a>,    <span class="comment">/* MCGPLLCLK disabled */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                .prdiv = 0x13U,                   <span class="comment">/* PLL Reference divider: divided by 20 */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                .vdiv = 0x18U,                    <span class="comment">/* VCO divider: multiplied by 48 */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            },</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    };</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a04289.html#a0ce73e827dc487aaac07190a651d9dff">  148</a></span>&#160;<span class="keyword">const</span> sim_clock_config_t <a class="code" href="a04223.html#a0ce73e827dc487aaac07190a651d9dff">simConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        .pllFllSel = <a class="code" href="a04223.html#a07e083fe42018c972411cf57fe13278f">SIM_PLLFLLSEL_MCGPLLCLK_CLK</a>, <span class="comment">/* PLLFLL select: MCGPLLCLK clock */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        .er32kSrc = <a class="code" href="a04223.html#a7b20ee9fbe65f61be2fb21e18f088bf7">SIM_OSC32KSEL_RTC32KCLK_CLK</a>,  <span class="comment">/* OSC32KSEL select: RTC32KCLK clock (32.768kHz) */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        .clkdiv1 = 0x1240000U,                    <span class="comment">/* SIM_CLKDIV1 - OUTDIV1: /1, OUTDIV2: /2, OUTDIV3: /3, OUTDIV4: /5 */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    };</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a04289.html#a8a30f1ebc78e392bb8b05a8fdd7cca15">  154</a></span>&#160;<span class="keyword">const</span> osc_config_t <a class="code" href="a04223.html#a8a30f1ebc78e392bb8b05a8fdd7cca15">oscConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        .freq = 50000000U,                        <span class="comment">/* Oscillator frequency: 50000000Hz */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        .capLoad = (<a class="code" href="a04223.html#a7053135236cea87e9b441946b8e716b9">OSC_CAP0P</a>),                   <span class="comment">/* Oscillator capacity load: 0pF */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        .workMode = kOSC_ModeExt,                 <span class="comment">/* Use external clock */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        .oscerConfig =</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                .enableMode = kOSC_ErClkEnable,   <span class="comment">/* Enable external reference clock, disable external reference clock in STOP mode */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    };</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> * Code for BOARD_BootClockRUN configuration</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a04334.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">  168</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">/* Set the system clock dividers in SIM to safe value. */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    CLOCK_SetSimSafeDivs();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">/* Initializes OSC0 according to board configuration. */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    CLOCK_InitOsc0(&amp;<a class="code" href="a04223.html#a8a30f1ebc78e392bb8b05a8fdd7cca15">oscConfig_BOARD_BootClockRUN</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    CLOCK_SetXtal0Freq(<a class="code" href="a04223.html#a8a30f1ebc78e392bb8b05a8fdd7cca15">oscConfig_BOARD_BootClockRUN</a>.freq);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">/* Configure the Internal Reference clock (MCGIRCLK). */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    CLOCK_SetInternalRefClkConfig(<a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a>.irclkEnableMode,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                  <a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a>.ircs, </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                  <a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a>.fcrdiv);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">/* Configure FLL external reference divider (FRDIV). */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    CLOCK_CONFIG_SetFllExtRefDiv(<a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a>.frdiv);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">/* Set MCG to PEE mode. */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    CLOCK_BootToPeeMode(<a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a>.oscsel,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                        kMCG_PllClkSelPll0,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                        &amp;<a class="code" href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a>.pll0Config);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">/* Set the clock configuration in SIM module. */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    CLOCK_SetSimConfig(&amp;<a class="code" href="a04223.html#a0ce73e827dc487aaac07190a651d9dff">simConfig_BOARD_BootClockRUN</a>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">/* Set SystemCoreClock variable. */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a04280.html#a6ae55dea13be64e40de107ee288779f3">BOARD_BOOTCLOCKRUN_CORE_CLOCK</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> ********************* Configuration BOARD_BootClockVLPR ***********************</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR THE CLOCKS TOOL *****************************</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">!!Configuration</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">name: BOARD_BootClockVLPR</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">outputs:</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">- {id: Bus_clock.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">- {id: Core_clock.outFreq, value: 4 MHz, locked: true, accuracy: &#39;0.001&#39;}</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">- {id: Flash_clock.outFreq, value: 800 kHz}</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">- {id: FlexBus_clock.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">- {id: LPO_clock.outFreq, value: 1 kHz}</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">- {id: MCGIRCLK.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">- {id: System_clock.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">settings:</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">- {id: MCGMode, value: BLPI}</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">- {id: powerMode, value: VLPR}</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">- {id: MCG.CLKS.sel, value: MCG.IRCS}</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">- {id: MCG.FCRDIV.scale, value: &#39;1&#39;}</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">- {id: MCG.FRDIV.scale, value: &#39;32&#39;}</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">- {id: MCG.IRCS.sel, value: MCG.FCRDIV}</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">- {id: MCG_C1_IRCLKEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">- {id: MCG_C2_RANGE0_CFG, value: Very_high}</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">- {id: MCG_C2_RANGE0_FRDIV_CFG, value: Very_high}</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">- {id: RTC_CR_OSCE_CFG, value: Enabled}</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">- {id: RTC_CR_OSC_CAP_LOAD_CFG, value: SC10PF}</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">- {id: SIM.OSC32KSEL.sel, value: RTC.RTC32KCLK}</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">- {id: SIM.OUTDIV3.scale, value: &#39;1&#39;}</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">- {id: SIM.OUTDIV4.scale, value: &#39;5&#39;}</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">- {id: SIM.PLLFLLSEL.sel, value: IRC48M.IRC48MCLK}</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">- {id: SIM.RTCCLKOUTSEL.sel, value: RTC.RTC32KCLK}</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">sources:</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">- {id: OSC.OSC.outFreq, value: 50 MHz}</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR THE CLOCKS TOOL **/</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * Variables for BOARD_BootClockVLPR configuration</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="a04286.html#a57716321a9b9197a8625862f64778b11">  229</a></span>&#160;<span class="keyword">const</span> mcg_config_t <a class="code" href="a04223.html#a57716321a9b9197a8625862f64778b11">mcgConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        .mcgMode = kMCG_ModeBLPI,                 <span class="comment">/* BLPI - Bypassed Low Power Internal */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        .irclkEnableMode = kMCG_IrclkEnable,      <span class="comment">/* MCGIRCLK enabled, MCGIRCLK disabled in STOP mode */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        .ircs = kMCG_IrcFast,                     <span class="comment">/* Fast internal reference clock selected */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        .fcrdiv = 0x0U,                           <span class="comment">/* Fast IRC divider: divided by 1 */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        .frdiv = 0x0U,                            <span class="comment">/* FLL reference clock divider: divided by 32 */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        .drs = kMCG_DrsLow,                       <span class="comment">/* Low frequency range */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        .dmx32 = kMCG_Dmx32Default,               <span class="comment">/* DCO has a default range of 25% */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        .oscsel = kMCG_OscselOsc,                 <span class="comment">/* Selects System Oscillator (OSCCLK) */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        .pll0Config =</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                .enableMode = <a class="code" href="a04223.html#ab7ada7a74d398bf218d4d25934fce66c">MCG_PLL_DISABLE</a>,    <span class="comment">/* MCGPLLCLK disabled */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                .prdiv = 0x0U,                    <span class="comment">/* PLL Reference divider: divided by 1 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                .vdiv = 0x0U,                     <span class="comment">/* VCO divider: multiplied by 24 */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            },</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    };</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a04289.html#af1ec80b657d4d5d4e60ab69d71808807">  246</a></span>&#160;<span class="keyword">const</span> sim_clock_config_t <a class="code" href="a04223.html#af1ec80b657d4d5d4e60ab69d71808807">simConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        .pllFllSel = <a class="code" href="a04223.html#a3679830dce5c840eb5f96a7644fb6c83">SIM_PLLFLLSEL_IRC48MCLK_CLK</a>, <span class="comment">/* PLLFLL select: IRC48MCLK clock */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        .er32kSrc = <a class="code" href="a04223.html#a7b20ee9fbe65f61be2fb21e18f088bf7">SIM_OSC32KSEL_RTC32KCLK_CLK</a>,  <span class="comment">/* OSC32KSEL select: RTC32KCLK clock (32.768kHz) */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        .clkdiv1 = 0x40000U,                      <span class="comment">/* SIM_CLKDIV1 - OUTDIV1: /1, OUTDIV2: /1, OUTDIV3: /1, OUTDIV4: /5 */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    };</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a04289.html#a725699f951cc1d3f2007cc96cab2d142">  252</a></span>&#160;<span class="keyword">const</span> osc_config_t <a class="code" href="a04223.html#a725699f951cc1d3f2007cc96cab2d142">oscConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        .freq = 0U,                               <span class="comment">/* Oscillator frequency: 0Hz */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        .capLoad = (<a class="code" href="a04223.html#a7053135236cea87e9b441946b8e716b9">OSC_CAP0P</a>),                   <span class="comment">/* Oscillator capacity load: 0pF */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        .workMode = kOSC_ModeExt,                 <span class="comment">/* Use external clock */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        .oscerConfig =</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                .enableMode = <a class="code" href="a04223.html#a24aceb6d1cd39e00a352cdbf31b55e28">OSC_ER_CLK_DISABLE</a>, <span class="comment">/* Disable external reference clock */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    };</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * Code for BOARD_BootClockVLPR configuration</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a04304.html#aeda06d8bee4b00642713d50a62d8edc9">  266</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a04223.html#aeda06d8bee4b00642713d50a62d8edc9">BOARD_BootClockVLPR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">/* Set the system clock dividers in SIM to safe value. */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    CLOCK_SetSimSafeDivs();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">/* Set MCG to BLPI mode. */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    CLOCK_BootToBlpiMode(<a class="code" href="a04223.html#a57716321a9b9197a8625862f64778b11">mcgConfig_BOARD_BootClockVLPR</a>.fcrdiv,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                         <a class="code" href="a04223.html#a57716321a9b9197a8625862f64778b11">mcgConfig_BOARD_BootClockVLPR</a>.ircs,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                         <a class="code" href="a04223.html#a57716321a9b9197a8625862f64778b11">mcgConfig_BOARD_BootClockVLPR</a>.irclkEnableMode);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">/* Set the clock configuration in SIM module. */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    CLOCK_SetSimConfig(&amp;<a class="code" href="a04223.html#af1ec80b657d4d5d4e60ab69d71808807">simConfig_BOARD_BootClockVLPR</a>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">/* Set VLPR power mode. */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    SMC_SetPowerModeProtection(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>, kSMC_AllowPowerModeAll);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#if (defined(FSL_FEATURE_SMC_HAS_LPWUI) &amp;&amp; FSL_FEATURE_SMC_HAS_LPWUI)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="a00638.html#a82cb114bb9a5ea2f235a0216709d70f8">SMC_SetPowerModeVlpr</a>(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="a00638.html#a82cb114bb9a5ea2f235a0216709d70f8">SMC_SetPowerModeVlpr</a>(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">while</span> (SMC_GetPowerModeState(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>) != kSMC_PowerStateVlpr)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">/* Set SystemCoreClock variable. */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a04280.html#a210b0086dcdb8229f4941c823588f142">BOARD_BOOTCLOCKVLPR_CORE_CLOCK</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="ttc" id="a00638_html_a82cb114bb9a5ea2f235a0216709d70f8"><div class="ttname"><a href="a00638.html#a82cb114bb9a5ea2f235a0216709d70f8">SMC_SetPowerModeVlpr</a></div><div class="ttdeci">status_t SMC_SetPowerModeVlpr(void *arg)</div><div class="ttdoc">Configures the system to VLPR power mode. API name used from Kinetis family to maintain compatibility...</div><div class="ttdef"><b>Definition:</b> <a href="a00638_source.html#l00169">lpc54114.c:169</a></div></div>
52<div class="ttc" id="a04223_html_a7053135236cea87e9b441946b8e716b9"><div class="ttname"><a href="a04223.html#a7053135236cea87e9b441946b8e716b9">OSC_CAP0P</a></div><div class="ttdeci">#define OSC_CAP0P</div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00054">clock_config.c:54</a></div></div>
53<div class="ttc" id="a00641_html_a6667e81e5b32250febd3d46511d9309d"><div class="ttname"><a href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a></div><div class="ttdeci">#define SMC</div><div class="ttdef"><b>Definition:</b> <a href="a00641_source.html#l00118">lpc54114.h:118</a></div></div>
54<div class="ttc" id="a04223_html_a725699f951cc1d3f2007cc96cab2d142"><div class="ttname"><a href="a04223.html#a725699f951cc1d3f2007cc96cab2d142">oscConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const osc_config_t oscConfig_BOARD_BootClockVLPR</div><div class="ttdoc">OSC set for BOARD_BootClockVLPR configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00252">clock_config.c:252</a></div></div>
55<div class="ttc" id="a04223_html_aeda06d8bee4b00642713d50a62d8edc9"><div class="ttname"><a href="a04223.html#aeda06d8bee4b00642713d50a62d8edc9">BOARD_BootClockVLPR</a></div><div class="ttdeci">void BOARD_BootClockVLPR(void)</div><div class="ttdoc">This function executes configuration of clocks. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00266">clock_config.c:266</a></div></div>
56<div class="ttc" id="a04223_html_a0ce73e827dc487aaac07190a651d9dff"><div class="ttname"><a href="a04223.html#a0ce73e827dc487aaac07190a651d9dff">simConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const sim_clock_config_t simConfig_BOARD_BootClockRUN</div><div class="ttdoc">SIM module set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00148">clock_config.c:148</a></div></div>
57<div class="ttc" id="a04223_html_a33df7e51829cab27a33a81ab9ecc919f"><div class="ttname"><a href="a04223.html#a33df7e51829cab27a33a81ab9ecc919f">mcgConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const mcg_config_t mcgConfig_BOARD_BootClockRUN</div><div class="ttdoc">MCG set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00131">clock_config.c:131</a></div></div>
58<div class="ttc" id="a04223_html_a24aceb6d1cd39e00a352cdbf31b55e28"><div class="ttname"><a href="a04223.html#a24aceb6d1cd39e00a352cdbf31b55e28">OSC_ER_CLK_DISABLE</a></div><div class="ttdeci">#define OSC_ER_CLK_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00055">clock_config.c:55</a></div></div>
59<div class="ttc" id="a04223_html_a7b20ee9fbe65f61be2fb21e18f088bf7"><div class="ttname"><a href="a04223.html#a7b20ee9fbe65f61be2fb21e18f088bf7">SIM_OSC32KSEL_RTC32KCLK_CLK</a></div><div class="ttdeci">#define SIM_OSC32KSEL_RTC32KCLK_CLK</div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00056">clock_config.c:56</a></div></div>
60<div class="ttc" id="a04280_html_a210b0086dcdb8229f4941c823588f142"><div class="ttname"><a href="a04280.html#a210b0086dcdb8229f4941c823588f142">BOARD_BOOTCLOCKVLPR_CORE_CLOCK</a></div><div class="ttdeci">#define BOARD_BOOTCLOCKVLPR_CORE_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="a04280_source.html#l00060">clock_config.h:60</a></div></div>
61<div class="ttc" id="a04223_html_a8a30f1ebc78e392bb8b05a8fdd7cca15"><div class="ttname"><a href="a04223.html#a8a30f1ebc78e392bb8b05a8fdd7cca15">oscConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const osc_config_t oscConfig_BOARD_BootClockRUN</div><div class="ttdoc">OSC set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00154">clock_config.c:154</a></div></div>
62<div class="ttc" id="a04223_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div></div>
63<div class="ttc" id="a04223_html_ab7ada7a74d398bf218d4d25934fce66c"><div class="ttname"><a href="a04223.html#ab7ada7a74d398bf218d4d25934fce66c">MCG_PLL_DISABLE</a></div><div class="ttdeci">#define MCG_PLL_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00053">clock_config.c:53</a></div></div>
64<div class="ttc" id="a04223_html_a57716321a9b9197a8625862f64778b11"><div class="ttname"><a href="a04223.html#a57716321a9b9197a8625862f64778b11">mcgConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const mcg_config_t mcgConfig_BOARD_BootClockVLPR</div><div class="ttdoc">MCG set for BOARD_BootClockVLPR configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00229">clock_config.c:229</a></div></div>
65<div class="ttc" id="a04223_html_af1ec80b657d4d5d4e60ab69d71808807"><div class="ttname"><a href="a04223.html#af1ec80b657d4d5d4e60ab69d71808807">simConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const sim_clock_config_t simConfig_BOARD_BootClockVLPR</div><div class="ttdoc">SIM module set for BOARD_BootClockVLPR configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00246">clock_config.c:246</a></div></div>
66<div class="ttc" id="a04223_html_a07e083fe42018c972411cf57fe13278f"><div class="ttname"><a href="a04223.html#a07e083fe42018c972411cf57fe13278f">SIM_PLLFLLSEL_MCGPLLCLK_CLK</a></div><div class="ttdeci">#define SIM_PLLFLLSEL_MCGPLLCLK_CLK</div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00058">clock_config.c:58</a></div></div>
67<div class="ttc" id="a04280_html_a6ae55dea13be64e40de107ee288779f3"><div class="ttname"><a href="a04280.html#a6ae55dea13be64e40de107ee288779f3">BOARD_BOOTCLOCKRUN_CORE_CLOCK</a></div><div class="ttdeci">#define BOARD_BOOTCLOCKRUN_CORE_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="a04280_source.html#l00025">clock_config.h:25</a></div></div>
68<div class="ttc" id="a04223_html_a3679830dce5c840eb5f96a7644fb6c83"><div class="ttname"><a href="a04223.html#a3679830dce5c840eb5f96a7644fb6c83">SIM_PLLFLLSEL_IRC48MCLK_CLK</a></div><div class="ttdeci">#define SIM_PLLFLLSEL_IRC48MCLK_CLK</div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00057">clock_config.c:57</a></div></div>
69<div class="ttc" id="a04223_html_a5e69c4eff0fd5236bbb0ff4e1d5a7a7e"><div class="ttname"><a href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a></div><div class="ttdeci">void BOARD_BootClockRUN(void)</div><div class="ttdoc">This function executes configuration of clocks. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00168">clock_config.c:168</a></div></div>
70<div class="ttc" id="a04280_html"><div class="ttname"><a href="a04280.html">clock_config.h</a></div></div>
71</div><!-- fragment --></div><!-- contents -->
72
73<hr class="footer"/><address class="footer"><small>
74&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
75</small></address>
76</body>
77</html>
78