Home
last modified time | relevance | path

Searched +full:tx +full:- +full:mask (Results 1 – 25 of 201) sorted by relevance

123456789

/Zephyr-Core-3.5.0/dts/bindings/mbox/
Dnordic,mbox-nrf-ipc.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "nordic,mbox-nrf-ipc"
8 include: [base.yaml, mailbox-controller.yaml]
11 tx-mask:
14 description: TX supported channels mask
16 rx-mask:
19 description: RX supported channels mask
24 mbox-cells:
25 - channel
/Zephyr-Core-3.5.0/drivers/sensor/icm42688/
Dicm42688_spi.c4 * SPDX-License-Identifier: Apache-2.0
24 const struct spi_buf_set tx = { in spi_write_register() local
29 return spi_write_dt(bus, &tx); in spi_write_register()
42 const struct spi_buf_set tx = { in spi_read_register() local
63 return spi_transceive_dt(bus, &tx, &rx); in spi_read_register()
76 int icm42688_spi_update_register(const struct spi_dt_spec *bus, uint16_t reg, uint8_t mask, in icm42688_spi_update_register() argument
86 temp &= ~mask; in icm42688_spi_update_register()
87 temp |= FIELD_PREP(mask, data); in icm42688_spi_update_register()
/Zephyr-Core-3.5.0/drivers/ieee802154/
Dieee802154_rf2xx_iface.c1 /* ieee802154_rf2xx_iface.c - ATMEL RF2XX IEEE 802.15.4 Interface */
4 * Copyright (c) 2019-2020 Gerson Fernando Budke
6 * SPDX-License-Identifier: Apache-2.0
29 const struct rf2xx_config *conf = dev->config; in rf2xx_iface_phy_rst()
32 gpio_pin_set_dt(&conf->reset_gpio, 0); in rf2xx_iface_phy_rst()
33 gpio_pin_set_dt(&conf->slptr_gpio, 0); in rf2xx_iface_phy_rst()
38 gpio_pin_set_dt(&conf->reset_gpio, 1); in rf2xx_iface_phy_rst()
40 gpio_pin_set_dt(&conf->reset_gpio, 0); in rf2xx_iface_phy_rst()
44 const struct rf2xx_config *conf = dev->config; in rf2xx_iface_phy_tx_start()
46 /* Start TX transmission at rise edge */ in rf2xx_iface_phy_tx_start()
[all …]
Dieee802154_dw1000_regs.h4 * SPDX-License-Identifier: Apache-2.0
7 * https://github.com/Decawave/mynewt-dw1000-core.git
14 * Copyright (C) 2017-2018, Decawave Limited, All Rights Reserved
24 * http://www.apache.org/licenses/LICENSE-2.0
69 /* Access mask to SYS_CFG_ID */
75 /* Frame Filtering Behave as a Co-ordinator */
110 /* Disable Smart TX Power control */
117 * Receiver Auto-Re-enable.
118 * This bit is used to cause the receiver to re-enable automatically
126 /* System Time Counter (40-bit) */
[all …]
/Zephyr-Core-3.5.0/drivers/sensor/lsm6dsl/
Dlsm6dsl_spi.c1 /* lsm6dsl_spi.c - SPI routines for LSM6DSL driver
7 * SPDX-License-Identifier: Apache-2.0
26 const struct lsm6dsl_config *cfg = dev->config; in lsm6dsl_raw_read()
32 const struct spi_buf_set tx = { in lsm6dsl_raw_read() local
53 return -EIO; in lsm6dsl_raw_read()
56 if (spi_transceive_dt(&cfg->bus_cfg.spi, &tx, &rx)) { in lsm6dsl_raw_read()
57 return -EIO; in lsm6dsl_raw_read()
66 const struct lsm6dsl_config *cfg = dev->config; in lsm6dsl_raw_write()
78 const struct spi_buf_set tx = { in lsm6dsl_raw_write() local
85 return -EIO; in lsm6dsl_raw_write()
[all …]
/Zephyr-Core-3.5.0/drivers/sensor/adxl372/
Dadxl372_spi.c1 /* adxl372_spi.c - SPI routines for ADXL372 driver
7 * SPDX-License-Identifier: Apache-2.0
24 const struct adxl372_dev_config *config = dev->config; in adxl372_bus_access()
36 struct spi_buf_set tx = { in adxl372_bus_access() local
46 tx.count = 1; in adxl372_bus_access()
48 return spi_transceive_dt(&config->spi, &tx, &rx); in adxl372_bus_access()
51 tx.count = 2; in adxl372_bus_access()
53 return spi_write_dt(&config->spi, &tx); in adxl372_bus_access()
81 uint32_t mask, in adxl372_spi_reg_write_mask() argument
92 tmp &= ~mask; in adxl372_spi_reg_write_mask()
[all …]
/Zephyr-Core-3.5.0/drivers/serial/
Duart_xlnx_ps.c1 /* uart_xlnx_ps.c - Xilinx Zynq family serial driver */
6 * SPDX-License-Identifier: Apache-2.0
19 * - the following macro for the number of bytes between register addresses:
42 * Comp. Xilinx Zynq-7000 Technical Reference Manual (ug585), chap. B.33
50 #define XUARTPS_IMR_OFFSET 0x0010U /**< Interrupt Mask [12:0] */
61 #define XUARTPS_TXWM_OFFSET 0x0044U /**< TX FIFO Trigger Level [5:0] */
68 #define XUARTPS_CR_TX_DIS 0x00000020U /**< TX disabled. */
69 #define XUARTPS_CR_TX_EN 0x00000010U /**< TX enabled */
72 #define XUARTPS_CR_EN_DIS_MASK 0x0000003CU /**< Enable/disable Mask */
73 #define XUARTPS_CR_TXRST 0x00000002U /**< TX logic reset */
[all …]
Duart_mcux_flexcomm.c2 * Copyright (c) 2017, 2022-2023 NXP
4 * SPDX-License-Identifier: Apache-2.0
93 const struct mcux_flexcomm_config *config = dev->config; in mcux_flexcomm_poll_in()
94 uint32_t flags = USART_GetStatusFlags(config->base); in mcux_flexcomm_poll_in()
95 int ret = -1; in mcux_flexcomm_poll_in()
98 *c = USART_ReadByte(config->base); in mcux_flexcomm_poll_in()
108 const struct mcux_flexcomm_config *config = dev->config; in mcux_flexcomm_poll_out()
110 /* Wait until space is available in TX FIFO */ in mcux_flexcomm_poll_out()
111 while (!(USART_GetStatusFlags(config->base) & kUSART_TxFifoEmptyFlag)) { in mcux_flexcomm_poll_out()
114 USART_WriteByte(config->base, c); in mcux_flexcomm_poll_out()
[all …]
Duart_mcux_lpuart.c5 * SPDX-License-Identifier: Apache-2.0
103 struct mcux_lpuart_data *data = dev->data; in mcux_lpuart_pm_policy_state_lock_get()
105 if (!data->pm_state_lock_on) { in mcux_lpuart_pm_policy_state_lock_get()
106 data->pm_state_lock_on = true; in mcux_lpuart_pm_policy_state_lock_get()
113 struct mcux_lpuart_data *data = dev->data; in mcux_lpuart_pm_policy_state_lock_put()
115 if (data->pm_state_lock_on) { in mcux_lpuart_pm_policy_state_lock_put()
116 data->pm_state_lock_on = false; in mcux_lpuart_pm_policy_state_lock_put()
124 const struct mcux_lpuart_config *config = dev->config; in mcux_lpuart_poll_in()
125 uint32_t flags = LPUART_GetStatusFlags(config->base); in mcux_lpuart_poll_in()
126 int ret = -1; in mcux_lpuart_poll_in()
[all …]
/Zephyr-Core-3.5.0/drivers/sensor/lis2dh/
Dlis2dh_spi.c1 /* ST Microelectronics LIS2DH 3-axis accelerometer driver
5 * SPDX-License-Identifier: Apache-2.0
29 const struct lis2dh_config *cfg = dev->config; in lis2dh_raw_read()
35 const struct spi_buf_set tx = { in lis2dh_raw_read() local
56 return -EIO; in lis2dh_raw_read()
63 if (spi_transceive_dt(&cfg->bus_cfg.spi, &tx, &rx)) { in lis2dh_raw_read()
64 return -EIO; in lis2dh_raw_read()
73 const struct lis2dh_config *cfg = dev->config; in lis2dh_raw_write()
85 const struct spi_buf_set tx = { in lis2dh_raw_write() local
92 return -EIO; in lis2dh_raw_write()
[all …]
/Zephyr-Core-3.5.0/drivers/sensor/icm42670/
Dicm42670_spi.c5 * SPDX-License-Identifier: Apache-2.0
26 const struct spi_buf_set tx = { in spi_write_register() local
31 return spi_write_dt(bus, &tx); in spi_write_register()
44 const struct spi_buf_set tx = { in spi_read_register() local
65 return spi_transceive_dt(bus, &tx, &rx); in spi_read_register()
77 /* reads from MREG registers must be done byte-by-byte */ in spi_read_mreg()
141 int icm42670_spi_update_register(const struct spi_dt_spec *bus, uint16_t reg, uint8_t mask, in icm42670_spi_update_register() argument
151 temp &= ~mask; in icm42670_spi_update_register()
152 temp |= FIELD_PREP(mask, data); in icm42670_spi_update_register()
/Zephyr-Core-3.5.0/drivers/ipm/
Dipm_stm32_ipcc.c4 * SPDX-License-Identifier: Apache-2.0
24 ((const struct stm32_ipcc_mailbox_config * const)(dev)->config)->uconf.base)
53 #define IPCC_ReadReg(hipcc, reg) READ_REG(hipcc->C1##reg)
55 #define IPCC_ReadReg_SR(hipcc) READ_REG(hipcc->C1TOC2SR)
56 #define IPCC_ReadOtherInstReg_SR(hipcc) READ_REG(hipcc->C2TOC1SR)
81 #define IPCC_ReadReg(hipcc, reg) READ_REG(hipcc->C2##reg)
83 #define IPCC_ReadReg_SR(hipcc) READ_REG(hipcc->C2TOC1SR)
84 #define IPCC_ReadOtherInstReg_SR(hipcc) READ_REG(hipcc->C1TOC2SR)
104 struct stm32_ipcc_mbx_data *data = dev->data; in stm32_ipcc_mailbox_rx_isr()
105 const struct stm32_ipcc_mailbox_config *cfg = dev->config; in stm32_ipcc_mailbox_rx_isr()
[all …]
/Zephyr-Core-3.5.0/drivers/gpio/
Dgpio_sn74hc595.c4 * SPDX-License-Identifier: Apache-2.0
46 const struct gpio_sn74hc595_config *config = dev->config; in sn74hc595_spi_write()
52 const struct spi_buf_set tx = { .buffers = tx_buf, .count = 1 }; in sn74hc595_spi_write() local
54 return spi_write_dt(&config->bus, &tx); in sn74hc595_spi_write()
67 struct gpio_sn74hc595_drv_data *drv_data = dev->data; in gpio_sn74hc595_port_get_raw()
69 k_mutex_lock(&drv_data->lock, K_FOREVER); in gpio_sn74hc595_port_get_raw()
71 *value = drv_data->output; in gpio_sn74hc595_port_get_raw()
73 k_mutex_unlock(&drv_data->lock); in gpio_sn74hc595_port_get_raw()
78 static int gpio_sn74hc595_port_set_masked_raw(const struct device *dev, uint32_t mask, in gpio_sn74hc595_port_set_masked_raw() argument
81 struct gpio_sn74hc595_drv_data *drv_data = dev->data; in gpio_sn74hc595_port_set_masked_raw()
[all …]
Dgpio_mcp23s17.c4 * SPDX-License-Identifier: Apache-2.0
82 const struct mcp23s17_config *config = dev->config; in read_port_regs()
93 const struct spi_buf_set tx = { in read_port_regs() local
112 ret = spi_transceive_dt(&config->bus, &tx, &rx); in read_port_regs()
129 const struct mcp23s17_config *config = dev->config; in write_port_regs()
151 const struct spi_buf_set tx = { in write_port_regs() local
156 ret = spi_write_dt(&config->bus, &tx); in write_port_regs()
167 struct mcp23s17_drv_data *drv_data = dev->data; in setup_pin_dir()
168 uint16_t *dir = &drv_data->reg_cache.iodir; in setup_pin_dir()
169 uint16_t *output = &drv_data->reg_cache.gpio; in setup_pin_dir()
[all …]
Dgpio_bd8lb600fs.c4 * SPDX-License-Identifier: Apache-2.0
53 const struct spi_buf_set tx = { in write_state() local
68 int result = spi_write_dt(&config->bus, &tx); in write_state()
80 const struct bd8lb600fs_config *config = dev->config; in bd8lb600fs_pin_configure()
81 struct bd8lb600fs_drv_data *drv_data = dev->data; in bd8lb600fs_pin_configure()
85 return -EWOULDBLOCK; in bd8lb600fs_pin_configure()
90 return -EINVAL; in bd8lb600fs_pin_configure()
95 return -ENOTSUP; in bd8lb600fs_pin_configure()
100 return -ENOTSUP; in bd8lb600fs_pin_configure()
105 return -ENOTSUP; in bd8lb600fs_pin_configure()
[all …]
/Zephyr-Core-3.5.0/subsys/canbus/isotp/
DKconfig1 # ISO-TP configuration options
4 # SPDX-License-Identifier: Apache-2.0
7 bool "ISO-TP Transport [EXPERIMENTAL]"
18 module-str = ISOTP
34 Timeout for the reception of the next FC frame. ISO 15765-2: 1000ms
42 ISO 15765-2: 1000ms
50 ISO 15765-2: 1000ms
83 CAN_MAX_DLEN - 1 (for classic CAN : 8 - 1 = 7, for CAN-FD : 64 - 1 = 63).
92 Each buffer will occupy CAN_MAX_DLEN - 1 byte + header (sizeof(struct net_buf))
96 bool "Buffer tx writes"
[all …]
/Zephyr-Core-3.5.0/drivers/ethernet/
Deth_adin2111_priv.h4 * SPDX-License-Identifier: Apache-2.0
79 /* Interrupt Mask Register 0 */
81 /* Physical Layer Interrupt Mask */
84 /* Interrupt Mask Register 1 */
86 /* Mask Bit for P2_PHYINT */
88 /*!< Mask Bit for P2_RX_RDY. Generic SPI only.*/
90 /*!< Mask Bit for SPI_ERR. Generic SPI only. */
92 /*!< Mask Bit for P1_RX_RDY. Generic SPI only.*/
94 /*!< Mask Bit for TX_FRM_DONE. Generic SPI only.*/
97 /* MAC Tx Frame Size Register */
[all …]
Deth_smsc91x_priv.h3 * SPDX-License-Identifier: Apache-2.0
20 #define TCR_PAD_EN 0x0080 /* Pad TX frames to 64 bytes */
24 #define EPHSR_TX_SUC 0x0001 /* Last TX was successful */
48 #define RPCR_DPLX 0x1000 /* Put PHY in full-duplex mode */
54 #define RPCR_LED_LINK_FDX 0x3 /* Full-duplex link detect */
56 #define RPCR_LED_ACT_ANY 0x4 /* TX or RX activity detected */
58 #define RPCR_LED_ACT_TX 0x7 /* TX activity detected */
78 #define CTR_AUTO_RELEASE 0x0800 /* Automatically release TX packets */
83 #define MMUCR_CMD_MASK GENMASK(7, 5) /* MMU command mask */
84 #define MMUCR_CMD_TX_ALLOC 1 /* Alloc TX memory (256b chunks) */
[all …]
/Zephyr-Core-3.5.0/drivers/usb_c/tcpc/
Ducpd_stm32_priv.h4 * SPDX-License-Identifier: Apache-2.0
17 * @brief The packet type(SOP*) consists of 2-bytes
22 * @brief The message header consists of 2-bytes
34 * @brief UCPD alert mask used for enabling alerts
43 * @brief UCPD alert mask used for clearing alerts
52 * @brief UCPD alert mask used for enabling alerts
62 * @brief UCPD alert mask used for clearing alerts
71 * @brief UCPD alert mask for all alerts
98 #define UCPD_ANASUB_TO_RP(r) ((r - 1) & 0x3)
173 * @brief States for managing TX messages
[all …]
/Zephyr-Core-3.5.0/include/zephyr/dt-bindings/pinctrl/
Dgecko-pinctrl-s1.h3 * SPDX-License-Identifier: Apache-2.0
10 * The whole GECKO_pin configuration information is encoded in a 32-bit bitfield
13 * - 31..24: Pin function.
14 * - 23..16: Reserved.
15 * - 15..8: Port for UART_RX/UART_TX functions.
16 * - 7..0: Pin number for UART_RX/UART_TX functions.
17 * - 15..8: Reserved for UART_LOC function.
18 * - 7..0: Loc for UART_LOC function.
28 /** Mask for the function field. */
33 /** Mask for the pin field. */
[all …]
Dgecko-pinctrl.h3 * SPDX-License-Identifier: Apache-2.0
10 * The whole GECKO_pin configuration information is encoded in a 32-bit bitfield
13 * - 31..24: Pin function.
14 * - 23..16: Reserved.
15 * - 15..8: Port for UART_RX/UART_TX functions.
16 * - 7..0: Pin number for UART_RX/UART_TX functions.
17 * - 15..8: Reserved for UART_LOC function.
18 * - 7..0: Loc for UART_LOC function.
28 /** Mask for the function field. */
33 /** Mask for the pin field. */
[all …]
/Zephyr-Core-3.5.0/dts/bindings/serial/
Dst,stm32-uart-base.yaml2 # SPDX-License-Identifier: Apache-2.0
5 description: STM32 UART-BASE
7 include: [uart-controller.yaml, pinctrl-device.yaml, reset-device.yaml]
22 single-wire:
25 Enable the single wire half-duplex communication.
26 Using this mode, TX and RX lines are internally connected and
27 only TX pin is used afterwards and should be configured.
28 RX/TX conflicts must be handled on user side.
30 tx-rx-swap:
33 Swap the TX and RX pins. Used in case of a cross wired connection.
[all …]
/Zephyr-Core-3.5.0/boards/xtensa/m5stack_core2/
Dgrove_connectors.dtsi4 * SPDX-License-Identifier: Apache-2.0
9 compatible = "grove-header";
10 #gpio-cells = <2>;
11 gpio-map-mask = <0xffffffff 0xffffffc0>;
12 gpio-map-pass-thru = <0 0x3f>;
13 gpio-map = <0 0 &gpio1 1 0>, /* D0/SCL/RX */
14 <1 0 &gpio1 0 0>; /* D1/SDA/TX */
/Zephyr-Core-3.5.0/subsys/mgmt/ec_host_cmd/backends/
Dec_host_cmd_backend_shi_ite.c4 * SPDX-License-Identifier: Apache-2.0
13 #include <zephyr/dt-bindings/gpio/ite-it8xxx2-gpio.h>
31 (SPI_TX_MAX_FIFO_SIZE - EC_SHI_PREAMBLE_LENGTH - EC_SHI_PAST_END_LENGTH)
68 struct ec_host_cmd_tx_buf *tx; member
107 data->shi_state = state; in shi_ite_set_state()
125 struct shi_it8xxx2_data *data = dev->data; in shi_ite_bad_received_data()
134 LOG_HEXDUMP_DBG(data->in_msg, count, "in_msg="); in shi_ite_bad_received_data()
139 struct shi_it8xxx2_data *data = dev->data; in shi_ite_response_host_data()
148 if (data->shi_state == SHI_STATE_PROCESSING) { in shi_ite_response_host_data()
149 /* Tx FIFO reset and count monitor reset */ in shi_ite_response_host_data()
[all …]
/Zephyr-Core-3.5.0/boards/shields/arduino_uno_click/
Darduino_uno_click.overlay4 * SPDX-License-Identifier: Apache-2.0
8 mikrobus_header_1: mikrobus-connector-1 {
9 compatible = "mikro-bus";
10 #gpio-cells = <2>;
11 gpio-map-mask = <0xffffffff 0xffffffc0>;
12 gpio-map-pass-thru = <0 0x3f>;
13 gpio-map = <0 0 &arduino_header 0 0>, /* AN -> A0 */
14 <1 0 &arduino_header 3 0>, /* RST -> A3 */
15 <2 0 &arduino_header 16 0>, /* CS -> D10 */
16 <3 0 &arduino_header 19 0>, /* SCK -> D13 */
[all …]

123456789