Home
last modified time | relevance | path

Searched full:stage (Results 1 – 25 of 45) sorted by relevance

12

/sof-3.4.0/tools/tune/multiband_drc/
Diir_gen_quant_coefs.m9 % Generate the coefficients of (de)emphasis for the 1-st stage of biquads
15 % Generate the coefficients of (de)emphasis for the 2-nd stage of biquads
19 % Adjust the stage gain (push gains to the last stage) of emphasis filter
46 % will do the stage gain adjustment afterwards.
114 rshift--; % left-shift in shift stage
Dexample_multiband_drc.m21 % stage_gain: The gain of each emphasis filter stage
23 % stage_ratio: The frequency ratio for each emphasis filter stage to the
24 % previous stage
/sof-3.4.0/installer/
DREADME.md32 To stage and install in one go:
34 make -C installer/ stage rsync
36 "stage" is the default target and it tries to stage everything:
41 You can use `make -jN stage` to build multiple platforms faster but do
42 *not* `make -jN stage rsync` as this will start deploying before the
DGNUmakefile6 .DEFAULT_GOAL := stage
7 .PHONY: clean stage rsync tarball
84 stage: signed unsigned ldicts aliases topologies tools target
135 tarball: stage
142 ### Stage tools ####
152 ### Stage sof-*.ri firmware files and symbolic links ####
207 ### Stage *.ldc logger dictionaries ###
257 ### Stage sof-tplg/ topologies ###
323 compare: stage
/sof-3.4.0/
D.travis.yml19 # only as presentation labels. Nothing in stage "tests" will run if
31 # stage buildonly
34 stage: buildonly
55 # stage tests
58 stage: tests
/sof-3.4.0/tools/tune/src/
Dsrc_generate.m126 % When decimating 1st stage passband can be limited
132 % When interpolating 2nd stage passband can be limited
211 %% Print 2 stage conversion factors
215 fprintf(fh,'Dual stage fractional SRC: Ratios\n');
231 %% Print 2 stage MOPS
232 fprintf(fh,'Dual stage fractional SRC: MOPS\n');
253 %% Print 2 stage MOPS per stage
254 fprintf(fh,'Dual stage fractional SRC: MOPS per stage\n');
Dsrc_factor2_lm.m71 l01 = 4; m01 = 3; l02 = l/l01; m02 = m/m01; % 24 to 32, no 2 stage
74 l01 = 3; m01 = 4; l02 = l/l01; m02 = m/m01; % 24 to 32, no 2 stage
119 %% If 1st stage is 1:1
/sof-3.4.0/src/audio/src/
Dsrc.c198 /* Stage 1 is repeated max. amount that just exceeds one in src_buffer_lengths()
203 /* Set sbuf length to allow storing two stage 1 output in src_buffer_lengths()
206 * variable number of blocks to process per each stage in src_buffer_lengths()
311 /* Get setup for 2 stage conversion */ in src_polyphase_init()
319 * stage length is one if conversion needs only one stage. in src_polyphase_init()
321 * use a simple copy function instead of 1 stage FIR with one in src_polyphase_init()
328 /* If filter length for first stage is zero this is a deleted in src_polyphase_init()
347 /* Normal 2 stage SRC */
375 s1.stage = cd->src.stage1; in src_2s()
387 s2.stage = cd->src.stage2; in src_2s()
[all …]
Dsrc_generic.c224 struct src_stage *cfg = s->stage; in src_polyphase_stage_cir()
322 struct src_stage *cfg = s->stage; in src_polyphase_stage_cir_s16()
Dsrc_hifi2ep.c315 struct src_stage *cfg = s->stage; in src_polyphase_stage_cir()
440 struct src_stage *cfg = s->stage; in src_polyphase_stage_cir_s16()
Dsrc_hifi3.c319 struct src_stage *cfg = s->stage; in src_polyphase_stage_cir()
445 struct src_stage *cfg = s->stage; in src_polyphase_stage_cir_s16()
/sof-3.4.0/src/include/ipc/
Ddai.h63 #define SOF_DAI_CONFIG_FLAGS_NONE 0 /**< DAI_CONFIG sent without stage information */
64 #define SOF_DAI_CONFIG_FLAGS_HW_PARAMS BIT(0) /**< DAI_CONFIG sent during hw_params stage */
65 #define SOF_DAI_CONFIG_FLAGS_HW_FREE BIT(1) /**< DAI_CONFIG sent during hw_free stage */
/sof-3.4.0/src/arch/xtensa/xtos/xea1/
Dexc-alloca-handler.S109 // (12 cycles from vector to here, assuming cache hits, 5-stage pipe, etc)
156 // (+?? cycles max above = ?? cycles, assuming cache hits, 5-stage pipe, no zoloops, etc)
257 // (+?? cycles max above = ?? cycles, assuming cache hits, 5-stage pipe, etc)
265 // (+?? cycles max above = ?? cycles, assuming cache hits, 5-stage pipe, etc)
Dwindow-vectors.S88 // Instruction+bubbles Totals (5-stage)
97 // Underflow-8 15 12 25 22 (7-stage; could be made 1 less)
98 // Underflow-12 19 16 29 26 (7-stage; could be made 1 less)
/sof-3.4.0/.github/workflows/
Dinstaller.yml41 - name: build all and stage
/sof-3.4.0/src/include/sof/audio/module_adapter/iadk/utilities/
Darray.h95 * Default ctor to provide two-stage initialization completed by Init() call.
117 * Completes two-stage object initialization when initialized by the default
130 * Completes two-stage object initialization when initialized by the default
/sof-3.4.0/src/include/sof/audio/src/
Dsrc.h73 struct src_stage *stage; member
/sof-3.4.0/src/include/sof/audio/module_adapter/iadk/
Diadk_module_adapter.h89 * reset in .reset(). This should reset all parameters to their initial stage
/sof-3.4.0/src/arch/xtensa/xtos/xea2/
Dwindow-vectors.S87 // Instruction+bubbles Totals (5-stage)
96 // Underflow-8 15 12 25 22 (7-stage; could be made 1 less)
97 // Underflow-12 19 16 29 26 (7-stage; could be made 1 less)
/sof-3.4.0/src/include/sof/audio/module_adapter/module/
Dmodule_interface.h137 * reset in .reset(). This should reset all parameters to their initial stage
/sof-3.4.0/src/audio/pipeline/
Dpipeline-schedule.c142 /* PRE stage completed */ in pipeline_task_cmd()
145 /* No delay: the final stage has already run too */ in pipeline_task_cmd()
/sof-3.4.0/src/drivers/intel/ssp/
Dssp.c722 dai_info(dai, "ssp_set_config(): hw_params stage: enabled MCLK clocks for SSP%d...", in ssp_set_config_tplg()
751 dai_info(dai, "ssp_set_config(): hw_params stage: enabled BCLK clocks for SSP%d...", in ssp_set_config_tplg()
759 dai_info(dai, "ssp_set_config(): hw_free stage: ignore since SSP%d still in use", in ssp_set_config_tplg()
765 dai_info(dai, "ssp_set_config(): hw_free stage: releasing BCLK clocks for SSP%d...", in ssp_set_config_tplg()
780 dai_info(dai, "ssp_set_config: hw_free stage: releasing MCLK clocks for SSP%d...", in ssp_set_config_tplg()
/sof-3.4.0/xtos/include/sof/lib/
Dperf_cnt.h149 * For simple performance measurement and optimization in development stage,
/sof-3.4.0/src/include/sof/schedule/
Dll_schedule_domain.h56 uint64_t new_target_tick; /**< for the next set, used during the reschedule stage */
/sof-3.4.0/src/arch/xtensa/xtos/
Dxtos-internal.h164 // T10xx (Athens) and Xtensa LX microarchitectures (both 5 and 7 stage pipes):
197 // Xtensa LX microarchitectures with 7-stage pipe; otherwise only two

12