Searched full:slowest (Results 1 – 12 of 12) sorted by relevance
| /Zephyr-Core-3.5.0/dts/bindings/memory-controllers/ |
| D | st,stm32-fmc-sdram.yaml | 153 the same TXSR timing corresponding to the slowest SDRAM device
158 used, the TRC must be programmed with the timings of the slowest
164 programmed with the timing of the slowest device in both banks.
|
| /Zephyr-Core-3.5.0/dts/bindings/pinctrl/ |
| D | nxp,s32k3-pinctrl.yaml | 99 - "slowest"
102 Slew rate control. Can be either slowest or fastest setting.
|
| /Zephyr-Core-3.5.0/tests/bsim/bluetooth/mesh/src/ |
| D | test_sar.c | 306 "Send a 32-segment message with SAR configured with slowest timings."),
308 "Receive a 32-segment message with with SAR configured with slowest timings."),
|
| /Zephyr-Core-3.5.0/drivers/sensor/lis2mdl/ |
| D | lis2mdl.c | 25 * signal. The slowest value we could measure by I2C frequency of 100000HZ was
|
| /Zephyr-Core-3.5.0/drivers/sensor/lsm6dso/ |
| D | lsm6dso_shub.c | 406 int tries = 200; /* Should be max ~160 ms, from 2 cycles at slowest ODR 12.5 Hz */ in lsm6dso_shub_wait_completed()
|
| /Zephyr-Core-3.5.0/drivers/sensor/lsm6dso16is/ |
| D | lsm6dso16is_shub.c | 501 int tries = 200; /* Should be max ~160 ms, from 2 cycles at slowest ODR 12.5 Hz */ in lsm6dso16is_shub_wait_completed()
|
| /Zephyr-Core-3.5.0/drivers/sensor/lsm6dsv16x/ |
| D | lsm6dsv16x_shub.c | 501 int tries = 200; /* Should be max ~160 ms, from 2 cycles at slowest ODR 12.5 Hz */ in lsm6dsv16x_shub_wait_completed()
|
| /Zephyr-Core-3.5.0/subsys/mgmt/ec_host_cmd/backends/ |
| D | ec_host_cmd_backend_spi_stm32.c | 83 * This affects the slowest SPI clock we can support. A delay of 8192 us
|
| D | ec_host_cmd_backend_shi_npcx.c | 42 * This affects the slowest SPI clock we can support. A delay of 8192 us permits a 512-byte request
|
| /Zephyr-Core-3.5.0/drivers/flash/ |
| D | flash_cadence_qspi_nor_ll.c | 502 /*1. Set divider to bigger value (slowest SCLK) in cad_qspi_calibration()
|
| D | flash_stm32_qspi.c | 1059 /* query supported read modes, begin from the slowest */ in spi_nor_process_bfp()
|
| D | flash_stm32_ospi.c | 1792 /* determine supported read modes, begin from the slowest */ in spi_nor_process_bfp()
|
