Searched full:prevents (Results 1 – 25 of 94) sorted by relevance
1234
28 This feature prevents erroneous/forbidden reading. Some ECC enabled91 This prevents faults when the data to write would be located on the100 This prevents faults when the data to write would be located on the
35 * This routine acts as a synchronization fence between threads and prevents48 * This routine acts as a synchronization fence between threads and prevents
31 # Force full refresh. This prevents memory copy associated with partial
22 of power consumption. As a side-effects this prevents
33 # Force full refresh. This prevents memory copy associated with partial
7 interact with each other when sharing same antenna. This prevents
67 # Force full refresh. This prevents memory copy associated with partial
7 ever being invoked, which in turn prevents an announcement of ticks.
40 received via the shell transport after a given time. This prevents
30 * interrupts using BASEPRI register. This is incorrect as it prevents in pm_state_set()
50 * interrupts using BASEPRI register. This is incorrect as it prevents in pm_state_set()
37 this Kconfig option off prevents the system from directly
49 * to the same address to define an empty list. This prevents the glibc
59 * This prevents parsing QEMU console output for the very first in z_x86_prep_c()
51 * interrupts using BASEPRI register. This is incorrect as it prevents in pm_state_set()
32 /* On ARMv7-M and ARMv8-M Mainline CPUs, this function prevents regular
57 :kconfig:option:`CONFIG_DEBUG` could be enabled to allow debug. Note that debug mode prevents
129 This prevents deadlock situations where tasks on the system
40 this Kconfig option off prevents the system from directly
24 * display. This prevents updates and the associated in lvgl_flush_cb_mono()
42 # Putting the body into a function prevents us from polluting the
125 * allowing wake from any enabled interrupt and prevents the CPU from entering
124 * waiting for a contended spinlock to become available. This prevents
41 * Locking interrupts prevents anything from interrupting the CPU.
