| /Zephyr-latest/dts/arm/xilinx/ |
| D | zynqmp.dtsi | 4 * SPDX-License-Identifier: Apache-2.0
8 #include <arm/armv7-r.dtsi>
9 #include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
10 #include <zephyr/dt-bindings/ethernet/xlnx_gem.h>
16 compatible = "xlnx,pinctrl-zynqmp";
19 compatible = "soc-nv-flash";
24 compatible = "mmio-sram";
29 compatible = "zephyr,memory-region", "xlnx,zynq-ocm";
31 zephyr,memory-region = "OCM";
40 interrupt-names = "irq_0";
[all …]
|
| D | zynq7000.dtsi | 3 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv7-a.dtsi>
8 #include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
9 #include <zephyr/dt-bindings/ethernet/xlnx_gem.h>
13 interrupt-parent = <&gic>;
16 compatible = "zephyr,memory-region", "xlnx,zynq-ocm";
18 zephyr,memory-region = "OCM_LOW";
22 compatible = "zephyr,memory-region", "xlnx,zynq-ocm";
24 zephyr,memory-region = "OCM_HIGH";
28 compatible = "arm,armv8-timer";
[all …]
|
| /Zephyr-latest/drivers/ethernet/nxp_enet/ |
| D | Kconfig | 3 # Copyright (c) 2016-2017 ARM Ltd
5 # SPDX-License-Identifier: Apache-2.0
36 Note, this driver performs one shot PHY setup.
37 There is no support for PHY disconnect, reconnect or configuration change.
62 - IPv4, UDP and TCP checksum (both Rx and Tx)
113 - IPv4, UDP and TCP checksum (both Rx and Tx)
138 bool "Do not use SMI for PHY communication"
140 Some PHY devices, with DSA capabilities do not use SMI for
141 communication with MAC ENET controller. Other busses - like SPI
145 int "PHY poll period (ms)"
[all …]
|
| D | eth_mcux.c | 3 * Copyright (c) 2016-2017 ARM Ltd
8 * SPDX-License-Identifier: Apache-2.0
61 #define PHY_OMS_OVERRIDE_REG 0x16U /* The PHY Operation Mode Strap Override register. */
62 #define PHY_OMS_STATUS_REG 0x17U /* The PHY Operation Mode Strap Status register. */
64 #define PHY_OMS_NANDTREE_MASK 0x0020U /* The PHY NAND Tree Strap-In Override/Status mask. */
67 /* Defines the PHY KSZ8081 vendor defined registers. */
68 #define PHY_CONTROL1_REG 0x1EU /* The PHY control one register. */
69 #define PHY_CONTROL2_REG 0x1FU /* The PHY control two register. */
71 /* Defines the PHY KSZ8081 ID number. */
72 #define PHY_CONTROL_ID1 0x22U /* The PHY ID1 */
[all …]
|
| /Zephyr-latest/dts/bindings/ethernet/ |
| D | xlnx,gem.yaml | 3 # SPDX-License-Identifier: Apache-2.0
10 include: ethernet-controller.yaml
19 clock-frequency:
26 is determined by the current link speed reported by the PHY, to
27 which it will be adjusted at run-time. Therefore, the value of this
29 respective GEM's TX clock - by default, this is the IO PLL.
31 mdc-divider:
37 clock driving communications with the attached PHY. Refer to the
42 init-mdio-phy:
45 Activates the management of a PHY associated with the controller in-
[all …]
|
| /Zephyr-latest/drivers/mdio/ |
| D | mdio_esp32.c | 4 * SPDX-License-Identifier: Apache-2.0
36 struct mdio_esp32_dev_data *const dev_data = dev->data; in mdio_transfer()
38 k_sem_take(&dev_data->sem, K_FOREVER); in mdio_transfer()
40 if (emac_ll_is_mii_busy(dev_data->hal.mac_regs)) { in mdio_transfer()
41 LOG_ERR("phy busy"); in mdio_transfer()
42 k_sem_give(&dev_data->sem); in mdio_transfer()
43 return -EBUSY; in mdio_transfer()
47 emac_ll_set_phy_data(dev_data->hal.mac_regs, data_in); in mdio_transfer()
49 emac_hal_set_phy_cmd(&dev_data->hal, prtad, regad, write); in mdio_transfer()
51 /* Poll until operation complete */ in mdio_transfer()
[all …]
|
| /Zephyr-latest/drivers/ethernet/phy/ |
| D | phy_tja1103.c | 5 * SPDX-License-Identifier: Apache-2.0
16 #include <zephyr/net/phy.h>
30 /* TJA1103 PHY identifier */
33 /* MMD30 - Device status register */
37 /* Shared - PHY control register */
40 /* Shared - PHY status register */
44 /* Shared - PHY functional IRQ masked status register */
48 /* Shared -PHY functional IRQ source & enable registers */
81 const struct phy_tja1103_config *const cfg = dev->config; in phy_tja1103_c22_read()
83 return mdio_read(cfg->mdio, cfg->phy_addr, reg, val); in phy_tja1103_c22_read()
[all …]
|
| /Zephyr-latest/subsys/bluetooth/ |
| D | Kconfig | 5 # SPDX-License-Identifier: Apache-2.0
9 # Some BT threads use co-op priorities to implement critical sections,
25 bool "HCI-based"
27 HCI-based stack with optional host & controller parts and an
33 Select a custom, non-HCI based stack. If you're not sure what
34 this is, you probably want the HCI-based stack instead.
41 range -256 -1
121 # Enable if building a Host-only build
123 # Enable if building a Controller-only build
125 select POLL
[all …]
|
| /Zephyr-latest/drivers/ethernet/ |
| D | eth_gecko.c | 5 * SPDX-License-Identifier: Apache-2.0
12 * - no link monitoring through PHY interrupt
54 eth->NETWORKCTRL &= ~(ETH_NETWORKCTRL_ENBTX | ETH_NETWORKCTRL_ENBRX); in link_configure()
57 val = eth->NETWORKCFG; in link_configure()
61 eth->NETWORKCFG = val; in link_configure()
64 eth->NETWORKCTRL |= (ETH_NETWORKCTRL_ENBTX | ETH_NETWORKCTRL_ENBRX); in link_configure()
69 const struct eth_gecko_dev_cfg *const cfg = dev->config; in eth_gecko_setup_mac()
70 ETH_TypeDef *eth = cfg->regs; in eth_gecko_setup_mac()
74 /* PHY auto-negotiate link parameters */ in eth_gecko_setup_mac()
75 result = phy_gecko_auto_negotiate(&cfg->phy, &link_status); in eth_gecko_setup_mac()
[all …]
|
| D | eth_xlnx_gem.c | 5 * SPDX-License-Identifier: Apache-2.0
8 * - Only supports 32-bit addresses in buffer descriptors, therefore
9 * the ZynqMP APU (Cortex-A53 cores) may not be fully supported.
10 * - Hardware timestamps not considered.
11 * - VLAN tags not considered.
12 * - Wake-on-LAN interrupt not supported.
13 * - Send function is not SMP-capable (due to single TX done semaphore).
14 * - Interrupt-driven PHY management not supported - polling only.
15 * - No explicit placement of the DMA memory area(s) in either a
18 * with the Cortex-R5 QEMU target or an actual R5 running without the
[all …]
|
| D | eth_cyclonev.c | 2 * SPDX-License-Identifier: Apache-2.0
5 * 3504-0 Universal 10/100/1000 Ethernet MAC (DWC_gmac)
9 * https://github.com/altera-opensource/intel-socfpga-hwlib
71 * /us/en/pdfs/literature/hb/cyclone-v/cv_54001.pdf p. 1252
86 *(EMAC Group) to 0x1 to select the RGMII PHY interface. in eth_cyclonev_reset()
135 sys_write32(tmpreg, EMAC_GMAC_MAC_ADDR_HIGH_ADDR(p->base_addr, n)); in eth_cyclonev_set_mac_addr()
142 sys_write32(tmpreg, EMAC_GMAC_MAC_ADDR_LOW_ADDR(p->base_addr, n)); in eth_cyclonev_set_mac_addr()
156 return -1; in eth_cyclonev_get_software_reset_status()
158 return EMAC_DMA_MODE_SWR_GET(sys_read32(EMAC_DMAGRP_BUS_MODE_ADDR(p->base_addr))); in eth_cyclonev_get_software_reset_status()
167 * @retval 0 if Reset was successful, -1 otherwise
[all …]
|
| D | eth_lan865x.c | 4 * SPDX-License-Identifier: Apache-2.0
13 #include <zephyr/net/phy.h>
20 #include <zephyr/net/phy.h>
26 struct lan865x_data *ctx = dev->data; in lan865x_mac_rxtx_control()
33 return oa_tc6_reg_write(ctx->tc6, LAN865x_MAC_NCR, ctl); in lan865x_mac_rxtx_control()
39 struct lan865x_data *ctx = dev->data; in lan865x_iface_init()
41 net_if_set_link_addr(iface, ctx->mac_address, sizeof(ctx->mac_address), in lan865x_iface_init()
44 if (ctx->iface == NULL) { in lan865x_iface_init()
45 ctx->iface = iface; in lan865x_iface_init()
51 ctx->iface_initialized = true; in lan865x_iface_init()
[all …]
|
| D | eth_stm32_hal.c | 5 * SPDX-License-Identifier: Apache-2.0
26 #include <zephyr/net/phy.h>
73 #define IS_ETH_DMATXDESC_OWN(dma_tx_desc) (dma_tx_desc->DESC3 & \
86 #define IS_ETH_DMATXDESC_OWN(dma_tx_desc) (dma_tx_desc->Status & \
161 size_t index = (RxBufferPtr)buff - &dma_rx_buffer[0]; in HAL_ETH_RxLinkCallback()
166 header->size = Length; in HAL_ETH_RxLinkCallback()
175 ((struct eth_stm32_rx_buffer_header *)*pEnd)->next = header; in HAL_ETH_RxLinkCallback()
188 &dma_tx_buffer_header[ctx->first_tx_buffer_index]; in HAL_ETH_TxFreeCallback()
191 buffer_header->used = false; in HAL_ETH_TxFreeCallback()
192 if (buffer_header->tx_buff.next != NULL) { in HAL_ETH_TxFreeCallback()
[all …]
|
| /Zephyr-latest/subsys/bluetooth/host/ |
| D | Kconfig | 3 # Copyright (c) 2016-2020 Nordic Semiconductor ASA
4 # Copyright (c) 2015-2016 Intel Corporation
5 # SPDX-License-Identifier: Apache-2.0
8 bool "Dedicated workqueue for long-running tasks."
11 Adds an API for a workqueue dedicated to long-running tasks.
23 int "Long workqueue priority. Should be pre-emptible."
40 select POLL
58 # the worst-case stack size if an out-of-tree controller is used.
70 # Hidden option for Co-Operative Tx thread priority
97 bool "Process low priority HCI packets in the bluetooth-specific work queue"
[all …]
|
| /Zephyr-latest/doc/releases/ |
| D | release-notes-3.5.rst | 38 * CVE-2023-3725 `Zephyr project bug tracker GHSA-2g3m-p6c7-8rr3
39 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-2g3m-p6c7-8rr3>`_
41 * CVE-2023-4257 `Zephyr project bug tracker GHSA-853q-q69w-gf5j
42 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-853q-q69w-gf5j>`_
44 * CVE-2023-4258 `Zephyr project bug tracker GHSA-m34c-cp63-rwh7
45 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-m34c-cp63-rwh7>`_
47 * CVE-2023-4259 `Zephyr project bug tracker GHSA-gghm-c696-f4j4
48 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-gghm-c696-f4j4>`_
50 * CVE-2023-4260 `Zephyr project bug tracker GHSA-gj27-862r-55wh
51 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-gj27-862r-55wh>`_
[all …]
|
| D | release-notes-3.6.rst | 12 * New :ref:`GNSS subsystem <gnss_api>` added, enabling geo-awareness in Zephyr applications.
13 * New API and drivers introduced for interfacing with :ref:`keyboard matrices <gpio-kbd>`.
16 * Integrated Trusted Firmware-M (TF-M) 2.0, including an update to Mbed TLS 3.5.2.
23 * Over 30 new supported boards, spanning all Zephyr-supported architectures.
37 * CVE-2023-5779 `Zephyr project bug tracker GHSA-7cmj-963q-jj47
38 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-7cmj-963q-jj47>`_
40 * CVE-2023-6249 `Zephyr project bug tracker GHSA-32f5-3p9h-2rqc
41 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-32f5-3p9h-2rqc>`_
43 * CVE-2023-6749 `Zephyr project bug tracker GHSA-757h-rw37-66hw
44 <https://github.com/zephyrproject-rtos/zephyr/security/advisories/GHSA-757h-rw37-66hw>`_
[all …]
|
| D | release-notes-2.7.rst | 17 * Support for M-Profile Vector Extensions (MVE) on ARMv8.1-M
18 * Improved thread safety for Newlib and C++ on SMP-capable systems
20 * New Action-based Power Management API
23 * Linker Support for Tightly-Coupled Memory in RISC-V
25 * Support for extended PCI / PCIe capabilities, improved MIS-X support
29 * Added both Ethernet MDIO and Ethernet generic PHY drivers
33 * The kernel now supports both 32- and 64-bit architectures
36 * We added support for Point-to-Point Protocol (PPP)
37 * We added support for UpdateHub, an end-to-end solution for over-the-air device updates
38 * We added support for ARM Cortex-R Architecture
[all …]
|
| D | release-notes-2.3.rst | 18 with future support for features like 64-bit and absolute timeouts in mind
21 * Zephyr now integrates with the TF-M (Trusted Firmware M) PSA-compliant
24 * The CMSIS-DSP library is now included and integrated
33 * CVE-2020-10022: UpdateHub Module Copies a Variable-Sized Hash String
34 into a fixed-size array.
35 * CVE-2020-10059: UpdateHub Module Explicitly Disables TLS
37 * CVE-2020-10061: Improper handling of the full-buffer case in the
39 * CVE-2020-10062: Packet length decoding error in MQTT
40 * CVE-2020-10063: Remote Denial of Service in CoAP Option Parsing Due
42 * CVE-2020-10068: In the Zephyr project Bluetooth subsystem, certain
[all …]
|
| D | release-notes-3.7.rst | 10 This release is the last non-maintenance 3.x release and, as such, will be the next
18 * A long-awaited :ref:`HTTP Server <http_server_interface>` library, and associated service API,
21 * :ref:`POSIX support <posix_support>` has been extended, with most Options of the IEEE 1003-2017
25 * Bluetooth Host has been extended with support for the Nordic UART Service (NUS), Hands-free Audio
29 :ref:`read-then-decode approach <sensor-read-and-decode>` that enables more types of sensors and
35 * Trusted Firmware-M (TF-M) 2.1.0 and Mbed TLS 3.6.0 have been integrated into Zephyr.
39 1588) allows to synchronize time across devices with sub-microsecond accuracy.
52 * 1-Wire
71 :ref:`pinctrl-guide` for more details.
88 * CVE-2024-3077 `Zephyr project bug tracker GHSA-gmfv-4vfh-2mh8
[all …]
|
| D | release-notes-2.5.rst | 27 * CVE-2021-3323: Under embargo until 2021-04-14
28 * CVE-2021-3321: Under embargo until 2021-04-14
29 * CVE-2021-3320: Under embargo until 2021-04-14
39 <https://github.com/zephyrproject-rtos/zephyr/issues?q=is%3Aissue+is%3Aopen+label%3Abug>`_.
56 * Changed vcnl4040 dts binding default for property 'proximity-trigger'.
63 * The :c:func:`mqtt_keepalive_time_left` function now returns -1 if keep alive
67 timeout usage must use the new-style k_timeout_t type and not the
87 GPIO-only regulators a devicetree property ``supply-gpios`` is defined as a
101 * ARM Musca-A board and SoC support deprecated and planned to be removed in 2.6.0.
146 sys_heap/k_heaps. Note that the new-style heap is a general
[all …]
|
| D | release-notes-2.4.rst | 33 * CVE-2020-10060: UpdateHub Might Dereference An Uninitialized Pointer
34 * CVE-2020-10064: Improper Input Frame Validation in ieee802154 Processing
35 * CVE-2020-10066: Incorrect Error Handling in Bluetooth HCI core
36 * CVE-2020-10072: all threads can access all socket file descriptors
37 * CVE-2020-13598: FS: Buffer Overflow when enabling Long File Names in FAT_FS and calling fs_stat
38 * CVE-2020-13599: Security problem with settings and littlefs
39 * CVE-2020-13601: Under embargo until 2020/11/18
40 * CVE-2020-13602: Remote Denial of Service in LwM2M do_write_op_tlv
50 <https://github.com/zephyrproject-rtos/zephyr/issues?q=is%3Aissue+is%3Aopen+label%3Abug>`_.
62 * The :c:func:`wdt_feed` function will now return ``-EAGAIN`` if
[all …]
|
| D | release-notes-3.2.rst | 13 * Added support for :ref:`bin-blobs` (also see :ref:`west-blobs`).
15 * Converted all supported boards from ``pinmux`` to :ref:`pinctrl-guide`.
31 * CVE-2022-2993: Under embargo until 2022-11-03
33 * CVE-2022-2741: Under embargo until 2022-10-14
56 This definition can be used by third-party code to compile code conditional
58 Therefore, any third-party code integrated using the Zephyr build system will
91 changed from ``-ENETDOWN`` to ``-ENETUNREACH``. A return value of ``-ENETDOWN`` now indicates
129 * Removed support for configuring the CAN-FD maximum DLC value via Kconfig
156 valid for specific bindings to specify like :dtcompatible:`gpio-leds` and
157 :dtcompatible:`fixed-partitions`.
[all …]
|
| D | release-notes-3.1.rst | 61 * Split CAN classic and CAN-FD APIs:
90 was moved from Kconfig to :ref:`devicetree <dt-guide>`.
91 See the :dtcompatible:`st,stm32f1-pinctrl` devicetree binding for more information.
182 * MIPI-DSI
184 * Added a :ref:`MIPI-DSI api <mipi_dsi_api>`. This is an experimental API,
196 * Added support for enabling/disabling CAN-FD mode at runtime using :c:macro:`CAN_MODE_FD`.
220 * Added support for Provisioners over PB-GATT
231 * Implemented ISO-AL TX unframed fragmentation
232 * Added support for back-to-back receiving of PDUs on nRF5x platforms
249 newly created informational-only callback struct :c:struct:`bt_conn_auth_info_cb`.
[all …]
|
| /Zephyr-latest/subsys/mgmt/osdp/src/ |
| D | osdp_pd.c | 4 * SPDX-License-Identifier: Apache-2.0
47 OSDP_PD_ERR_NO_DATA = -1,
48 OSDP_PD_ERR_GENERIC = -2,
49 OSDP_PD_ERR_REPLY = -3,
50 OSDP_PD_ERR_IGNORE = -4,
65 1, /* The PD supports the 16-bit CRC-16 mode */
71 1, /* (Bit-0) AES128 support */
72 1, /* (Bit-0) default AES128 key */
114 { -1, 0, 0 } /* Sentinel */
121 if (k_mem_slab_alloc(&pd->event.slab, (void **)&event, K_MSEC(100))) { in pd_event_alloc()
[all …]
|
| /Zephyr-latest/drivers/ethernet/dwc_xgmac/ |
| D | eth_dwc_xgmac_priv.h | 7 * SPDX-License-Identifier: Apache-2.0
15 #include <zephyr/net/phy.h>
363 (100) /* retry up to 100ms (1 x 100ms poll interval) */
467 * the EDMA starts pre-fetching the TxDMA descriptors
471 * the EDMA starts pre-fetching the RxDMA descriptors
492 /* Address-Aligned Beats. When this bit is set to 1, the AXI master performs
493 * address-aligned burst transfers on Read and Write channels
496 /* Enhanced Address Mode Enable: e DMA engine uses either the 40- or 48-bit address,
519 * programmed to a non-zero value (when split header feature is not enabled).
579 * the MAC Receiver based on the DMA channel number programmed in the L3-L4 filter
[all …]
|
