Searched full:pa27 (Results 1 – 25 of 190) sorted by relevance
12345678
86 #define PIN_PA27 27 /**< \brief Pin Number for PA27 */87 #define GPIO_PA27 _UL_(1 << 27) /**< \brief GPIO Mask for PA27 */119 #define PIN_PA27B_IISC_ISCK _L_(27) /**< \brief IISC signal: ISCK on PA27 mux B */144 #define PIN_PA27A_SPI_MISO _L_(27) /**< \brief SPI signal: MISO on PA27 mux A */325 #define PIN_PA27E_USART3_RTS _L_(27) /**< \brief USART3 signal: RTS on PA27 mux E */401 #define PIN_PA27D_GLOC_IN4 _L_(27) /**< \brief GLOC signal: IN4 on PA27 mux D */434 #define PIN_PA27C_ABDACB_DAC0 _L_(27) /**< \brief ABDACB signal: DAC0 on PA27 mux C */532 #define PIN_PA27G_CATB_SENSE0 _L_(27) /**< \brief CATB signal: SENSE0 on PA27 mux G */
86 #define PIN_PA27 27 /**< \brief Pin Number for PA27 */87 #define GPIO_PA27 _UL_(1 << 27) /**< \brief GPIO Mask for PA27 */177 #define PIN_PA27B_IISC_ISCK _L_(27) /**< \brief IISC signal: ISCK on PA27 mux B */218 #define PIN_PA27A_SPI_MISO _L_(27) /**< \brief SPI signal: MISO on PA27 mux A */503 #define PIN_PA27E_USART3_RTS _L_(27) /**< \brief USART3 signal: RTS on PA27 mux E */619 #define PIN_PA27D_GLOC_IN4 _L_(27) /**< \brief GLOC signal: IN4 on PA27 mux D */672 #define PIN_PA27C_ABDACB_DAC0 _L_(27) /**< \brief ABDACB signal: DAC0 on PA27 mux C */794 #define PIN_PA27G_CATB_SENSE0 _L_(27) /**< \brief CATB signal: SENSE0 on PA27 mux G */
62 #define PIN_PA27 ( 27) /**< Pin Number for PA27 */141 #define PIO_PA27 (_U_(1) << 27) /**< PIO Mask for PA27 */220 #define PIO_PA27_IDX ( 27) /**< PIO Index Number for PA27 */438 #define PIN_PA27C_HSMCI_MCDA3 _L_(27) /**< HSMCI signal: MCDA3 on PA27 mu…471 #define PIN_PA27D_ISI_D7 _L_(27) /**< ISI signal: D7 on PA27 mux D*/867 #define PIN_PA27B_TC0_TIOB2 _L_(27) /**< TC0 signal: TIOB2 on PA27 mux …987 #define PIN_PA27A_USART1_DTR1 _L_(27) /**< USART1 signal: DTR1 on PA27 mu…
62 #define PIN_PA27 ( 27) /**< Pin Number for PA27 */141 #define PIO_PA27 (_U_(1) << 27) /**< PIO Mask for PA27 */220 #define PIO_PA27_IDX ( 27) /**< PIO Index Number for PA27 */449 #define PIN_PA27C_HSMCI_MCDA3 _L_(27) /**< HSMCI signal: MCDA3 on PA27 mu…482 #define PIN_PA27D_ISI_D7 _L_(27) /**< ISI signal: D7 on PA27 mux D*/878 #define PIN_PA27B_TC0_TIOB2 _L_(27) /**< TC0 signal: TIOB2 on PA27 mux …998 #define PIN_PA27A_USART1_DTR1 _L_(27) /**< USART1 signal: DTR1 on PA27 mu…
62 #define PIN_PA27 ( 27) /**< Pin Number for PA27 */141 #define PIO_PA27 (_U_(1) << 27) /**< PIO Mask for PA27 */220 #define PIO_PA27_IDX ( 27) /**< PIO Index Number for PA27 */449 #define PIN_PA27C_HSMCI_MCDA3 _L_(27) /**< HSMCI signal: MCDA3 on PA27 mu…482 #define PIN_PA27D_ISI_D7 _L_(27) /**< ISI signal: D7 on PA27 mux D*/944 #define PIN_PA27B_TC0_TIOB2 _L_(27) /**< TC0 signal: TIOB2 on PA27 mux …1099 #define PIN_PA27A_USART1_DTR1 _L_(27) /**< USART1 signal: DTR1 on PA27 mu…
62 #define PIN_PA27 ( 27) /**< Pin Number for PA27 */141 #define PIO_PA27 (_U_(1) << 27) /**< PIO Mask for PA27 */220 #define PIO_PA27_IDX ( 27) /**< PIO Index Number for PA27 */438 #define PIN_PA27C_HSMCI_MCDA3 _L_(27) /**< HSMCI signal: MCDA3 on PA27 mu…471 #define PIN_PA27D_ISI_D7 _L_(27) /**< ISI signal: D7 on PA27 mux D*/933 #define PIN_PA27B_TC0_TIOB2 _L_(27) /**< TC0 signal: TIOB2 on PA27 mux …1088 #define PIN_PA27A_USART1_DTR1 _L_(27) /**< USART1 signal: DTR1 on PA27 mu…
77 #define PIN_PA27 27 /**< \brief Pin Number for PA27 */78 #define PORT_PA27 (_UL_(1) << 27) /**< \brief PORT Mask for PA27 */90 #define PIN_PA27H_GCLK_IO0 _L_(27) /**< \brief GCLK signal: IO0 on PA27 mux H */246 #define PIN_PA27A_EIC_EXTINT15 _L_(27) /**< \brief EIC signal: EXTINT15 on PA27 mux A */
62 #define PIN_PA27 27 /**< \brief Pin Number for PA27 */63 #define PORT_PA27 (_UL_(1) << 27) /**< \brief PORT Mask for PA27 */103 #define PIN_PA27H_GCLK_IO0 _L_(27) /**< \brief GCLK signal: IO0 on PA27 mux H */276 #define PIN_PA27A_EIC_EXTINT15 _L_(27) /**< \brief EIC signal: EXTINT15 on PA27 mux A */384 #define PIN_PA27F_SERCOM3_PAD0 _L_(27) /**< \brief SERCOM3 signal: PAD0 on PA27 mux F */
62 #define PIN_PA27 ( 27) /**< Pin Number for PA27 */141 #define PIO_PA27 (_U_(1) << 27) /**< PIO Mask for PA27 */220 #define PIO_PA27_IDX ( 27) /**< PIO Index Number for PA27 */457 #define PIN_PA27D_ISI_D7 _L_(27) /**< ISI signal: D7 on PA27 mux D*/840 #define PIN_PA27B_TC0_TIOB2 _L_(27) /**< TC0 signal: TIOB2 on PA27 mux …960 #define PIN_PA27A_USART1_DTR1 _L_(27) /**< USART1 signal: DTR1 on PA27 mu…
62 #define PIN_PA27 ( 27) /**< Pin Number for PA27 */141 #define PIO_PA27 (_U_(1) << 27) /**< PIO Mask for PA27 */220 #define PIO_PA27_IDX ( 27) /**< PIO Index Number for PA27 */435 #define PIN_PA27C_HSMCI_MCDA3 _L_(27) /**< HSMCI signal: MCDA3 on PA27 mu…489 #define PIN_PA27D_ISI_D7 _L_(27) /**< ISI signal: D7 on PA27 mux D*/1004 #define PIN_PA27B_TC0_TIOB2 _L_(27) /**< TC0 signal: TIOB2 on PA27 mux …1159 #define PIN_PA27A_USART1_DTR1 _L_(27) /**< USART1 signal: DTR1 on PA27 mu…
