Home
last modified time | relevance | path

Searched +full:overdrive +full:- +full:speed (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/dts/bindings/w1/
Dw1-slave.yaml2 # SPDX-License-Identifier: Apache-2.0
8 on-bus: w1
11 family-code:
14 8-bit 1-Wire family code, which is also part of the 64 bit ROM ID.
15 overdrive-speed:
18 Instead of standard speed timing, use overdrive speed timing for
Dmaxim,ds2477_85_common.yaml2 # SPDX-License-Identifier: Apache-2.0
4 # Common Properties for the DS2477 and DS2485 I2C 1-Wire masters:
6 include: [w1-master.yaml, i2c-device.yaml]
9 switching-threshold:
13 - "low"
14 - "medium"
15 - "high"
16 - "off"
18 Default Low-to-High Switching Threshold.
26 active-pull-threshold:
[all …]
/Zephyr-latest/tests/drivers/w1/w1_api/
Dw1_devices.dtsi4 * SPDX-License-Identifier: Apache-2.0
8 slave_1: dummy-slave-1 {
9 compatible = "vnd,w1-device";
10 family-code = <0x28>;
11 overdrive-speed;
15 slave_2: dummy-slave-2 {
16 compatible = "vnd,w1-device";
17 family-code = <0x29>;
/Zephyr-latest/doc/hardware/peripherals/
Dw1.rst3 1-Wire Bus
9 1-Wire is a low speed half-duplex serial bus using only a single wire plus
11 Similarly to I2C, 1-Wire uses a bidirectional open-collector data line,
14 The 1-Wire bus supports longer bus lines than I2C, while it reaches speeds of up
15 to 15.4 kbps in standard mode and up to 125 kbps in overdrive mode.
16 Reliable communication in standard speed configuration is possible with 10 nodes
17 over a bus length of 100 meters. Using overdrive speed, 3 nodes on a bus of
23 .. figure:: 1-Wire_bus_topology.drawio.svg
25 :alt: 1-Wire bus topology
27 A typical 1-Wire bus topology
[all …]
/Zephyr-latest/drivers/w1/
Dw1_zephyr_gpio.c4 * SPDX-License-Identifier: Apache-2.0
10 * @brief 1-Wire Bus Master driver using Zephyr GPIO interface.
12 * This file contains the implementation of the 1-Wire Bus Master driver using
13 * the Zephyr GPIO interface. The driver is based on GPIO bit-banging and
14 * follows the timing specifications for 1-Wire communication.
16 * The driver supports both standard speed and overdrive speed modes.
21 * - w1_zephyr_serial.c: drivers/w1/w1_zephyr_serial.c
22 * - Analog Devices 1-Wire Communication Through Software:
23 * https://www.analog.com/en/resources/technical-articles/1wire-communication-through-software.html
63 * Overdrive timing between communication operations:
[all …]
Dw1_zephyr_serial.c4 * SPDX-License-Identifier: Apache-2.0
10 * @brief 1-Wire Bus Master driver using Zephyr serial interface.
12 * This driver implements the 1-Wire interface using an uart.
15 * presence detection as suggested for normal speed operating mode in:
16 …* https://www.analog.com/en/resources/technical-articles/using-a-uart-to-implement-a-1wire-bus-mas…
17 * For overdrive speed communication baudrates of 1 MBd and 115.2 kBd
34 /* Standard speed signal parameters:
43 * Overdrive speed signal parameters:
54 /** UART device used for 1-Wire communication */
66 * Concurrently transmits and receives one 1-Wire bit
[all …]
Dw1_ds2477_85_common.h4 * SPDX-License-Identifier: Apache-2.0
24 /* 1-Wire specific commands */
45 /* 1-Wire specific commands */
101 /* upper limit of 1-wire command length supported(in bytes) */
103 /* limit of 1-wire command len is 126 bytes, but currently not used: */
111 /* default 1-wire timing parameters (cfg. value==6) */
140 /* defines for DTS switching-th, active-pull-th and weak-pullup enums */
162 /* defines for standard and overdrive slew enums */
174 /* speed mode dependent timing parameters */
204 /** config reg of standard and overdrive slew */
[all …]
/Zephyr-latest/include/zephyr/drivers/
Dw1.h5 * SPDX-License-Identifier: Apache-2.0
10 * @brief Public 1-Wire Driver APIs
27 * @brief 1-Wire Interface
28 * @defgroup w1_interface 1-Wire Interface
46 (FOR_EACH(F1, (+), DT_SUPPORTS_DEP_ORDS(node_id)) - 1)
53 * @brief Defines the 1-Wire master settings types, which are runtime configurable.
56 /** Overdrive speed is enabled in case a value of 1 is passed and
74 /** Configuration common to all 1-Wire master implementations. */
80 /** Data common to all 1-Wire master implementations. */
118 struct w1_master_data *ctrl_data = (struct w1_master_data *)dev->data; in z_impl_w1_change_bus_lock()
[all …]