Searched +full:divider +full:- +full:frac +full:- +full:1 (Results 1 – 3 of 3) sorted by relevance
| /Zephyr-latest/dts/bindings/pwm/ |
| D | raspberrypi,pico-pwm.yaml | 2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "raspberrypi,pico-pwm"
8 include: [pwm-controller.yaml, pinctrl-device.yaml, reset-device.yaml, base.yaml]
17 divider-int-0:
20 The integral part of the divider for pwm slice 0.
21 If a value between 1 and 255 is set, it will be set to the register
22 as the integer part of the divider.
26 divider-frac-0:
29 The fractional part of the divider for pwm slice 0.
30 This number should be in the range 0 - 15.
[all …]
|
| /Zephyr-latest/drivers/clock_control/ |
| D | clock_control_litex.c | 4 * SPDX-License-Identifier: Apache-2.0
30 {DRP_ADDR_RESET, 1},
31 {DRP_ADDR_LOCKED, 1},
32 {DRP_ADDR_READ, 1},
33 {DRP_ADDR_WRITE, 1},
34 {DRP_ADDR_DRDY, 1},
35 {DRP_ADDR_ADR, 1},
66 …* https://github.com/Digilent/Zybo-hdmi-out/blob/b991fff6e964420ae3c00c3dbee52f2ad748b3ba/sdk/disp…
213 return litex_clk_filter_table[glob_mul - 1]; in litex_clk_lookup_filter()
219 return litex_clk_lock_table[glob_mul - 1]; in litex_clk_lookup_lock()
[all …]
|
| D | clock_control_litex.h | 4 * SPDX-License-Identifier: Apache-2.0
25 #define DRP_LOCKED 1
64 lcko = &ldev->clkouts[N]; \
65 lcko->id = CLKOUT_ID(N); \
67 lcko->clkout_div = clkout_div; \
68 lcko->def.freq = CLKOUT_FREQ(N); \
69 lcko->def.phase = CLKOUT_PHASE(N); \
70 lcko->def.duty.num = CLKOUT_DUTY_NUM(N); \
71 lcko->def.duty.den = CLKOUT_DUTY_DEN(N); \
72 lcko->margin.m = CLKOUT_MARGIN(N); \
[all …]
|
