Home
last modified time | relevance | path

Searched +full:control +full:- +full:gpios (Results 1 – 25 of 150) sorted by relevance

123456

/Zephyr-Core-3.5.0/boards/arm/nrf9160dk_nrf52840/
Dnrf9160dk_nrf52840.dts2 * Copyright (c) 2018-2020 Nordic Semiconductor ASA
5 * SPDX-License-Identifier: Apache-2.0
8 /dts-v1/;
10 #include "nrf9160dk_nrf52840-pinctrl.dtsi"
14 compatible = "nordic,nrf9160-dk-nrf52840";
18 zephyr,shell-uart = &uart0;
19 zephyr,uart-mcumgr = &uart0;
20 zephyr,bt-mon-uart = &uart0;
23 zephyr,code-partition = &slot0_partition;
27 interface_to_nrf9160: gpio-interface {
[all …]
Dnrf9160dk_nrf52840_0_14_0.overlay4 * SPDX-License-Identifier: Apache-2.0
8 board-control {
9 nrf_interface_pin_9_routing: switch-nrf-if9-ctrl {
10 compatible = "nordic,nrf9160dk-optional-routing";
11 control-gpios = <&gpio0 16 GPIO_ACTIVE_HIGH>;
15 io_expander_pins_routing: switch-io-exp-en {
16 compatible = "nordic,nrf9160dk-optional-routing";
17 control-gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>;
21 external_flash_pins_routing: switch-ext-mem-ctrl {
22 compatible = "nordic,nrf9160dk-optional-routing";
[all …]
/Zephyr-Core-3.5.0/boards/arm/96b_wistrio/dts/bindings/
Dqorvo,rfsw8001.yaml2 # SPDX-License-Identifier: Apache-2.0
6 RF2 and RF3 pins are used to control the behavior of the switch as detailed
7 in the "Switch Control Logic Table" in the datasheet.
14 rf1-gpios:
15 type: phandle-array
17 description: Pin used to control the RF1 switch
19 rf2-gpios:
20 type: phandle-array
22 description: Pin used to control the RF2 switch
24 rf3-gpios:
[all …]
/Zephyr-Core-3.5.0/dts/bindings/gpio/
Dnordic,nrf-gpio-forwarder.yaml2 # SPDX-License-Identifier: Apache-2.0
12 Once the control over selected GPIO pins is forwarded to it, the network
15 Here is an example of how a nrf-gpio-forwarder can be used with a nRF5340
16 combined with a nRF21540 Front-End module. Consider the following node
18 the details of the nRF21540 Front-End module's interface:
21 compatible = "nordic,nrf21540-fem";
22 tx-en-gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>;
23 rx-en-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
24 pdn-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
25 mode-gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
[all …]
/Zephyr-Core-3.5.0/samples/subsys/mgmt/osdp/
DREADME.rst1 .. _osdp-sample:
6 Open Supervised Device Protocol (OSDP) is an IEC standard (IEC 60839-11-5)
7 intended to improve interoperability among access control and security products.
12 Devices (PD) to a Control Panel (CP) over a two-wire RS-485 multi-drop serial
19 too much resource requirements. The security is not top-notch (AES-128) but it
22 OSDP Supports the control of the following components on a PD:
23 - LED
24 - Buzzer
25 - Keypad
26 - Output (GPIOs)
[all …]
/Zephyr-Core-3.5.0/boards/arm/qomu/
Dqomu.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
9 #include <zephyr/dt-bindings/pinctrl/quicklogic-eos-s3-pinctrl.h>
10 #include <zephyr/dt-bindings/input/input-event-codes.h>
19 zephyr,shell-uart = &uart1;
20 zephyr,uart-pipe = &uart1;
31 compatible = "gpio-leds";
33 gpios = <&gpio 3 GPIO_ACTIVE_HIGH>;
38 gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
43 gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
[all …]
/Zephyr-Core-3.5.0/dts/bindings/regulator/
Dnordic,npm1100.yaml2 # SPDX -License-Identifier: Apache-2.0
25 nordic,iset-gpios:
26 type: phandle-array
28 ISET control pin.
30 child-binding:
32 nordic,mode-gpios:
33 type: phandle-array
35 MODE control pin.
38 - name: regulator.yaml
39 property-allowlist:
[all …]
/Zephyr-Core-3.5.0/dts/bindings/display/
Dsitronix,st7789v.yaml3 # SPDX-License-Identifier: Apache-2.0
9 include: [spi-device.yaml, display-controller.yaml]
12 reset-gpios:
13 type: phandle-array
21 cmd-data-gpios:
22 type: phandle-array
24 D/CX pin. If configured, 4-lines serial interface is used, otherwise
25 3-lines serial interface is used and a D/CX bit (9-bit) is added to
32 x-offset:
37 y-offset:
[all …]
Dsitronix,st7735r.yaml1 # Copyright (c) 2020, Kim Bøndergaard <kim@fam-boendergaard.dk>
2 # SPDX-License-Identifier: Apache-2.0
8 include: [spi-device.yaml, display-controller.yaml]
11 reset-gpios:
12 type: phandle-array
19 cmd-data-gpios:
20 type: phandle-array
28 x-offset:
33 y-offset:
41 description: Memory Data Access Control
[all …]
Draydium,rm67162.yaml4 # SPDX-License-Identifier: Apache-2.0
11 include: [mipi-dsi-device.yaml, display-controller.yaml]
14 reset-gpios:
15 type: phandle-array
18 reset. The sensor receives this as an active-low signal.
20 bl-gpios:
21 type: phandle-array
23 The BLn pin is asserted to control the backlight of the panel.
24 The sensor receives this as an active-high signal.
26 te-gpios:
[all …]
Dhimax,hx8394.yaml4 # SPDX-License-Identifier: Apache-2.0
11 include: [mipi-dsi-device.yaml, display-controller.yaml]
14 reset-gpios:
15 type: phandle-array
18 reset. The sensor receives this as an active-low signal.
20 bl-gpios:
21 type: phandle-array
23 The BLn pin is asserted to control the backlight of the panel.
24 The sensor receives this as an active-high signal.
Draydium,rm68200.yaml4 # SPDX-License-Identifier: Apache-2.0
11 include: [mipi-dsi-device.yaml, display-controller.yaml]
14 reset-gpios:
15 type: phandle-array
18 reset. The sensor receives this as an active-low signal.
20 bl-gpios:
21 type: phandle-array
23 The BLn pin is asserted to control the backlight of the panel.
24 The sensor receives this as an active-high signal.
Dsharp,ls0xx.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: [spi-device.yaml, display-controller.yaml]
11 extcomin-gpios:
12 type: phandle-array
18 extcomin-frequency:
26 disp-en-gpios:
27 type: phandle-array
32 initialization. display blanking apis can be used to control it.
Dultrachip,uc81xx-common.yaml3 # SPDX-License-Identifier: Apache-2.0
7 include: [spi-device.yaml, display-controller.yaml]
10 reset-gpios:
11 type: phandle-array
19 dc-gpios:
20 type: phandle-array
28 busy-gpios:
29 type: phandle-array
38 type: uint8-array
41 child-binding:
[all …]
/Zephyr-Core-3.5.0/dts/bindings/modem/
Dwnc,m14a2a.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: WNC-M14A2A LTE-M modem
8 include: uart-device.yaml
11 mdm-boot-mode-sel-gpios:
12 type: phandle-array
15 mdm-power-gpios:
16 type: phandle-array
19 mdm-keep-awake-gpios:
20 type: phandle-array
23 mdm-reset-gpios:
[all …]
/Zephyr-Core-3.5.0/dts/bindings/mtd/
Dandestech,qspi-nor.yaml4 # SPDX-License-Identifier: Apache-2.0
7 compatible: "andestech,qspi-nor"
10 Properties supporting Zephyr qspi-nor flash driver control of
11 flash memories using the standard M25P80-based command set.
13 include: "jedec,spi-nor-common.yaml"
16 wp-gpios:
17 type: phandle-array
20 hold-gpios:
21 type: phandle-array
24 reset-gpios:
[all …]
Djedec,spi-nor.yaml3 # SPDX-License-Identifier: Apache-2.0
6 Properties supporting Zephyr spi-nor flash driver (over the Zephyr SPI
7 API) control of serial flash memories using the standard M25P80-based
10 compatible: "jedec,spi-nor"
12 include: [spi-device.yaml, "jedec,spi-nor-common.yaml"]
15 wp-gpios:
16 type: phandle-array
18 hold-gpios:
19 type: phandle-array
21 reset-gpios:
[all …]
/Zephyr-Core-3.5.0/dts/bindings/net/wireless/
Dgeneric-fem-two-ctrl-pins.yaml1 # Copyright (c) 2020-2021 Nordic Semiconductor ASA
2 # SPDX-License-Identifier: Apache-2.0
5 This is a representation of generic radio Front-End Module (FEM)
6 that has a two-pin control interface (CTX, CRX).
8 The CTX control pin is used to enable the Power Amplifier (PA) in
12 The CRX control pin is used to enable the Low Noise Amplifier
18 corresponding settle-time-us property.)
20 compatible: "generic-fem-two-ctrl-pins"
25 ctx-gpios:
26 type: phandle-array
[all …]
/Zephyr-Core-3.5.0/boards/shields/wnc_m14a2a/boards/
Dfrdm_k64f.overlay4 * SPDX-License-Identifier: Apache-2.0
8 * WNC-M14A2A shield uses an odd UART available on *some* Arduino-R3-compatible
12 current-speed = <115200>;
13 hw-flow-control;
19 mdm-boot-mode-sel-gpios = <&arduino_header 7 GPIO_ACTIVE_HIGH>; /* D1 */
20 mdm-power-gpios = <&arduino_header 8 GPIO_ACTIVE_LOW>; /* D2 */
21 mdm-keep-awake-gpios = <&arduino_header 12 GPIO_ACTIVE_HIGH>; /* D6 */
22 mdm-reset-gpios = <&arduino_header 14 GPIO_ACTIVE_HIGH>; /* D8 */
23 mdm-shld-trans-ena-gpios = <&arduino_header 15 GPIO_ACTIVE_HIGH>; /* D9 */
/Zephyr-Core-3.5.0/boards/arm/nrf9160dk_nrf52840/dts/bindings/
Dnordic,nrf9160dk-optional-routing.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "nordic,nrf9160dk-optional-routing"
14 control-gpios:
15 type: phandle-array
18 GPIO to use to control the analog switch.
/Zephyr-Core-3.5.0/tests/drivers/gpio/gpio_basic_api/boards/
Dintel_ehl_crb.overlay4 * SPDX-License-Identifier: Apache-2.0
8 * GPIO Settings -> GPIO_GPP_B -> GPP_B04 -> GPIO Skip -> Disable
9 * GPIO Settings -> GPIO_GPP_B -> GPP_B04 -> PadMode -> GPIO control of the pad
10 * GPIO Settings -> GPIO_GPP_B -> GPP_B04 -> HostSoftPadOwn -> Host ownership to GPIO Driver mode
11 * GPIO Settings -> GPIO_GPP_B -> GPP_B04 -> Direction -> DirOut
12 * GPIO Settings -> GPIO_GPP_B -> GPP_B04 -> LockConfig -> PadUnlock
13 * GPIO Settings -> GPIO_GPP_B -> GPP_B23 -> GPIO Skip -> Disable
14 * GPIO Settings -> GPIO_GPP_B -> GPP_B23 -> PadMode -> GPIO control of the pad
15 * GPIO Settings -> GPIO_GPP_B -> GPP_B23 -> HostSoftPadOwn -> Host ownership to GPIO Driver mode
16 * GPIO Settings -> GPIO_GPP_B -> GPP_B23 -> Direction -> DirIn
[all …]
/Zephyr-Core-3.5.0/samples/bluetooth/hci_uart/boards/
Dnrf52833dk_nrf52833_df.overlay4 * SPDX-License-Identifier: Apache-2.0
8 compatible = "nordic,nrf-uarte";
9 current-speed = <1000000>;
11 hw-flow-control;
19 dfe-antenna-num = <10>;
23 dfe-pdu-antenna = <0x0>;
29 dfegpio0-gpios = <&gpio0 3 0>;
30 dfegpio1-gpios = <&gpio0 4 0>;
31 dfegpio2-gpios = <&gpio0 28 0>;
32 dfegpio3-gpios = <&gpio0 29 0>;
Dnrf5340dk_nrf5340_cpunet_df.overlay4 * SPDX-License-Identifier: Apache-2.0
8 compatible = "nordic,nrf-uarte";
9 current-speed = <1000000>;
11 hw-flow-control;
19 dfe-antenna-num = <10>;
23 dfe-pdu-antenna = <0x0>;
29 dfegpio0-gpios = <&gpio0 4 0>;
30 dfegpio1-gpios = <&gpio0 5 0>;
31 dfegpio2-gpios = <&gpio0 6 0>;
32 dfegpio3-gpios = <&gpio0 7 0>;
/Zephyr-Core-3.5.0/boards/arm/mimx8mm_phyboard_polis/
Dmimx8mm_phyboard_polis.dts4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
10 #include "mimx8mm_phyboard_polis-pinctrl.dtsi"
17 uart-4 = &uart4;
18 uart-3 = &uart3;
19 uart-2 = &uart2;
20 uart-1 = &uart1;
28 zephyr,shell-uart = &uart4;
32 compatible = "gpio-leds";
35 gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
[all …]
/Zephyr-Core-3.5.0/samples/net/cellular_modem/boards/
Db_u585i_iot02a.overlay3 modem-uart = &usart2;
10 gpio-hog;
11 gpios = <13 GPIO_ACTIVE_HIGH>;
12 output-high;
22 pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa3 &usart2_rts_pa1 &usart2_cts_pa0>;
23 pinctrl-names = "default";
24 current-speed = <115200>;
25 hw-flow-control;
29 dma-names = "tx", "rx";
35 mdm-power-gpios = <&gpioe 2 GPIO_ACTIVE_HIGH>;

123456