Searched +full:active +full:- +full:low (Results 1 – 25 of 270) sorted by relevance
1234567891011
/Zephyr-Core-3.4.0/dts/bindings/rtc/ |
D | xlnx,xps-timer-1.00.a.yaml | 3 compatible: "xlnx,xps-timer-1.00.a" 8 # https://github.com/Xilinx/meta-xilinx 11 clock-frequency: 14 xlnx,count-width: 18 - 8 19 - 16 20 - 32 24 xlnx,gen0-assert: 27 - 0 28 - 1 [all …]
|
D | nxp,kinetis-lptmr.yaml | 2 # SPDX-License-Identifier: Apache-2.0 6 compatible: "nxp,kinetis-lptmr" 14 clock-frequency: 20 clk-source: 25 input-pin: 29 active-low: 31 description: Pulse counter input pin is active-low
|
/Zephyr-Core-3.4.0/dts/bindings/usb/ |
D | maxim,max3421e_spi.yaml | 2 # SPDX-License-Identifier: Apache-2.0 9 include: [spi-device.yaml] 12 int-gpios: 13 type: phandle-array 16 Interrupt pin of MAX3421E, active low. 18 as active low. 20 reset-gpios: 21 type: phandle-array 23 RESET pin of MAX3421E, active low. 25 as active low.
|
/Zephyr-Core-3.4.0/dts/bindings/ieee802154/ |
D | nxp,mcr20a.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: spi-device.yaml 11 irqb-gpios: 12 type: phandle-array 16 The interrupt pin of MCR20A is open-drain, active low. 18 as pull-up, active low. 20 reset-gpios: 21 type: phandle-array 25 The RESET pin of MCR20A is active low. 27 as active low.
|
D | decawave,dw1000.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: spi-device.yaml 11 int-gpios: 12 type: phandle-array 16 The interrupt pin IRQ of DW1000 is active high output. 18 as active high. 20 reset-gpios: 21 type: phandle-array 25 The RESET pin of DW1000 is active low. 27 as active low. [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/ethernet/ |
D | wiznet,w5500.yaml | 2 # SPDX-License-Identifier: Apache-2.0 4 description: W5500 standalone 10/100BASE-T Ethernet controller with SPI interface 8 include: [spi-device.yaml, ethernet.yaml] 11 int-gpios: 12 type: phandle-array 16 The interrupt pin of W5500 is active low. 18 as active low. 19 reset-gpios: 20 type: phandle-array 23 The reset pin of W5500 is active low. [all …]
|
D | microchip,enc424j600.yaml | 2 # SPDX-License-Identifier: Apache-2.0 5 ENC424J600 standalone 100BASE-T Ethernet controller with SPI interface 9 include: [spi-device.yaml, ethernet.yaml] 12 int-gpios: 13 type: phandle-array 17 The interrupt pin of ENC424J600 is active low. 19 as active low.
|
D | microchip,enc28j60.yaml | 2 # SPDX-License-Identifier: Apache-2.0 4 description: ENC28J60 standalone 10BASE-T Ethernet controller with SPI interface 8 include: [spi-device.yaml, ethernet.yaml] 11 int-gpios: 12 type: phandle-array 16 The interrupt pin of ENC28J60 is active low. 18 as active low. 20 full-duplex: 23 Optional feature flag - Enables full duplex reception and transmission.
|
/Zephyr-Core-3.4.0/tests/drivers/gpio/gpio_basic_api/src/ |
D | test_gpio_port.c | 4 * SPDX-License-Identifier: Apache-2.0 10 #define ALL_BITS ((gpio_port_value_t)-1) 14 /* Short-hand for a checked read of PIN_IN raw state */ 25 /* Short-hand for a checked read of PIN_IN logical state */ 36 /* Short-hand for a checked write of PIN_OUT raw state */ 50 /* Short-hand for a checked write of PIN_OUT logic state */ 72 TC_PRINT("Validate device %s\n", dev->name); in setup() 75 TC_PRINT("Check %s output %d connected to input %d\n", dev->name, in setup() 82 /* Test output low */ in setup() 85 "pin config output low failed"); in setup() [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/display/ |
D | ultrachip,uc81xx-common.yaml | 3 # SPDX-License-Identifier: Apache-2.0 7 include: [spi-device.yaml, display-controller.yaml] 10 reset-gpios: 11 type: phandle-array 15 The RESET pin of UC81xx is active low. 17 as active low. 19 dc-gpios: 20 type: phandle-array 24 The DC pin of UC81xx is active low (transmission command byte). 26 as active low. [all …]
|
D | ilitek,ili9xxx-common.yaml | 3 # SPDX-License-Identifier: Apache-2.0 7 include: [spi-device.yaml, display-controller.yaml] 10 reset-gpios: 11 type: phandle-array 14 The RESET pin of ILI9340 is active low. 16 as active low. 18 cmd-data-gpios: 19 type: phandle-array 23 The D/CX pin of ILI9340 is active low (transmission command byte). 25 as active low. [all …]
|
D | solomon,ssd16xx-common.yaml | 2 # SPDX-License-Identifier: Apache-2.0 6 include: [spi-device.yaml, display-controller.yaml] 10 type: uint8-array 13 orientation-flipped: 17 reset-gpios: 18 type: phandle-array 22 The RESET pin of SSD16XX is active low. 24 as active low. 26 dc-gpios: 27 type: phandle-array [all …]
|
D | sitronix,st7789v.yaml | 3 # SPDX-License-Identifier: Apache-2.0 9 include: [spi-device.yaml, display-controller.yaml] 12 reset-gpios: 13 type: phandle-array 17 The RESET pin of ST7789V is active low. 19 as active low. 21 cmd-data-gpios: 22 type: phandle-array 24 D/CX pin. If configured, 4-lines serial interface is used, otherwise 25 3-lines serial interface is used and a D/CX bit (9-bit) is added to [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/w1/ |
D | maxim,ds2477_85_common.yaml | 2 # SPDX-License-Identifier: Apache-2.0 4 # Common Properties for the DS2477 and DS2485 I2C 1-Wire masters: 6 include: [w1-master.yaml, i2c-device.yaml] 9 switching-threshold: 13 - "low" 14 - "medium" 15 - "high" 16 - "off" 18 Default Low-to-High Switching Threshold. 21 low: 0.25 x VCC, no hysteresis [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/sensor/ |
D | ams,ccs811.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: [sensor-device.yaml, i2c-device.yaml] 11 wake-gpios: 12 type: phandle-array 15 sensor receives this as an active-low signal. 17 reset-gpios: 18 type: phandle-array 21 reset. The sensor receives this as an active-low signal. 23 irq-gpios: 24 type: phandle-array [all …]
|
D | nxp,fxas21002-common.yaml | 2 # SPDX-License-Identifier: Apache-2.0 4 description: FXAS21002 3-axis gyroscope sensor 6 include: sensor-device.yaml 9 reset-gpios: 10 type: phandle-array 13 This pin defaults to active low when consumed by the sensor. 17 int1-gpios: 18 type: phandle-array 21 This pin defaults to active low when produced by the sensor. 25 int2-gpios: [all …]
|
D | ti,hdc20xx.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: [sensor-device.yaml, i2c-device.yaml] 11 int-gpios: 12 type: phandle-array 15 The DRDY/INT pin of HDC20xx sensor is open-drain, active low. If 16 connected directly the MCU pin should be configured as pull-up 17 as pull-up, active low.
|
D | avago,apds9960.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: [sensor-device.yaml, i2c-device.yaml] 11 int-gpios: 12 type: phandle-array 16 The interrupt pin of APDS9960 is open-drain, active low. 18 as pull-up, active low.
|
D | panasonic,amg88xx.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: [sensor-device.yaml, i2c-device.yaml] 11 int-gpios: 12 type: phandle-array 16 The interrupt pin of AMG88XX is open-drain, active low. 18 as pull-up, active low.
|
D | ti,hdc.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: [sensor-device.yaml, i2c-device.yaml] 11 drdy-gpios: 12 type: phandle-array 15 The DRDYn pin of HDC sensor is open-drain, active low. 17 as pull-up, active low.
|
/Zephyr-Core-3.4.0/dts/bindings/display/panel/ |
D | panel-timing.yaml | 2 # SPDX-License-Identifier: Apache-2.0 9 a panel under display-timings node. For example: 12 display-timings { 13 compatible = "zephyr,panel-timing"; 14 hsync-len = <8>; 15 hfront-porch = <32>; 16 hback-porch = <32>; 17 vsync-len = <2>; 18 vfront-porch = <16>; 19 vback-porch = <14>; [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/reset/ |
D | raspberrypi,pico-reset.yaml | 1 # Copyright (c) 2022 Andrei-Edward Popa 2 # SPDX-License-Identifier: Apache-2.0 6 compatible: "raspberrypi,pico-reset" 8 include: [base.yaml, reset-controller.yaml] 13 reg-width: 16 active-low: 18 description: Set if reset is active low. Default is 0, which means active-high. 19 "#reset-cells": 22 reset-cells: 23 - id
|
/Zephyr-Core-3.4.0/dts/bindings/mtd/ |
D | atmel,at45.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 include: [spi-device.yaml] 11 jedec-id: 12 type: uint8-array 21 sector-size: 26 sector-0a-pages: 38 block-size: 43 page-size: 48 no-chip-erase: 53 no-sector-erase: [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/mipi-dsi/ |
D | st,stm32-mipi-dsi.yaml | 4 # SPDX-License-Identifier: Apache-2.0 9 compatible: "st,stm32-mipi-dsi" 11 include: [mipi-dsi-host.yaml, reset-device.yaml] 17 clock-names: 28 hs-active-high: 31 DSI host horizontal synchronization is active high. 33 vs-active-high: 36 DSI host vertical synchronization is active high. 38 de-active-high: 41 DSI host data enable is active high. [all …]
|
/Zephyr-Core-3.4.0/dts/bindings/gpio/ |
D | nxp,pcal64xxa-base.yaml | 3 # SPDX-License-Identifier: Apache-2.0 5 include: [i2c-device.yaml, gpio-controller.yaml] 8 int-gpios: 9 type: phandle-array 11 GPIO connected to the controller INT pin. This pin is active-low. 13 reset-gpios: 14 type: phandle-array 16 GPIO connected to the controller RESET pin. This pin is active-low. 18 "#gpio-cells": 21 gpio-cells: [all …]
|
1234567891011