Home
last modified time | relevance | path

Searched full:activation (Results 1 – 25 of 45) sorted by relevance

12

/Zephyr-Core-3.5.0/modules/cmsis-nn/
DKconfig17 bool "Activation"
19 This option enables the NN libraries for the activation layers
20 It can perform activation layers, including ReLU (Rectified
/Zephyr-Core-3.5.0/dts/bindings/sensor/
Dti,fdc2x1x.yaml111 Sensor Activation Mode Selection.
113 The sensor uses low-power activation mode by default after
117 sensor current for a shorter sensor activation time.
120 sensor activation to minimize power consumption.
/Zephyr-Core-3.5.0/samples/modules/tflite-micro/magic_wand/train/
Dtrain.py56 activation="relu",
61 activation="relu"), # (batch, 42, 1, 16)
65 tf.keras.layers.Dense(16, activation="relu"), # (batch, 16)
67 tf.keras.layers.Dense(4, activation="softmax") # (batch, 4)
83 tf.keras.layers.Dense(4, activation="sigmoid") # (batch, 4)
/Zephyr-Core-3.5.0/dts/bindings/serial/
Dst,stm32-uart-base.yaml72 Defines the time between the activation of the DE signal and the beginning of the start bit.
80 Defines the time between the activation of the DE signal and the beginning of the start bit.
/Zephyr-Core-3.5.0/modules/mbedtls/
DKconfig84 bool "mbed TLS debug activation"
86 Enable debugging activation for mbed TLS configuration. If you use
158 bool "mbed TLS memory debug activation"
/Zephyr-Core-3.5.0/tests/lib/cmsis_nn/src/
Dmain.c76 pool_params.activation.min = AVGPOOLING_2_OUT_ACTIVATION_MIN; in ZTEST()
77 pool_params.activation.max = AVGPOOLING_2_OUT_ACTIVATION_MAX; in ZTEST()
186 conv_params.activation.min = CONV_4_OUT_ACTIVATION_MIN; in ZTEST()
187 conv_params.activation.max = CONV_4_OUT_ACTIVATION_MAX; in ZTEST()
309 dw_conv_params.activation.min = STRIDE2PAD1_OUT_ACTIVATION_MIN; in ZTEST()
310 dw_conv_params.activation.max = STRIDE2PAD1_OUT_ACTIVATION_MAX; in ZTEST()
396 fc_params.activation.min = FULLY_CONNECTED_MVE_0_OUT_ACTIVATION_MIN; in ZTEST()
397 fc_params.activation.max = FULLY_CONNECTED_MVE_0_OUT_ACTIVATION_MAX; in ZTEST()
480 pool_params.activation.min = MAXPOOLING_2_OUT_ACTIVATION_MIN; in ZTEST()
481 pool_params.activation.max = MAXPOOLING_2_OUT_ACTIVATION_MAX; in ZTEST()
/Zephyr-Core-3.5.0/include/zephyr/lorawan/
Dlorawan.h35 * @brief LoRaWAN activation types.
89 * @brief LoRaWAN join parameters for over-the-Air activation (OTAA)
114 * @brief LoRaWAN join parameters for activation by personalization (ABP)
139 /** Activation mode */
/Zephyr-Core-3.5.0/drivers/clock_control/
Dclock_stm32_ll_u5.c490 /* Main PLL configuration and activation */ in set_up_plls()
493 /* Main PLL configuration and activation */ in set_up_plls()
496 /* Main PLL configuration and activation */ in set_up_plls()
731 "MSIS Hardware auto calibration needs LSE clock activation"); in set_up_fixed_clock_sources()
753 "MSIK Hardware auto calibration needs LSE clock activation"); in set_up_fixed_clock_sources()
Dclock_stm32_ll_h5.c433 /* Main PLL configuration and activation */ in set_up_plls()
436 /* Main PLL configuration and activation */ in set_up_plls()
439 /* Main PLL configuration and activation */ in set_up_plls()
Dclock_stm32_ll_wba.c345 /* Main PLL configuration and activation */ in set_up_plls()
348 /* Main PLL configuration and activation */ in set_up_plls()
Dclock_stm32_ll_h7.c685 /* Main PLL configuration and activation */ in set_up_plls()
688 /* Main PLL configuration and activation */ in set_up_plls()
691 /* Main PLL configuration and activation */ in set_up_plls()
/Zephyr-Core-3.5.0/dts/bindings/input/
Dst,stmpe811.yaml87 Touch detect delay (microseconds) is the delay from the activation of the pull-up resistor
/Zephyr-Core-3.5.0/doc/hardware/porting/
Dshields.rst38 activation is application responsibility.
90 Shield activation
/Zephyr-Core-3.5.0/drivers/disk/nvme/
Dnvme_cmd.c94 { NVME_SC_FW_ACT_REQUIRES_NVMS_RESET, "FIRMWARE ACTIVATION REQUIRES NVM SUBSYSTEM RESET" },
95 { NVME_SC_FW_ACT_REQUIRES_RESET, "FIRMWARE ACTIVATION REQUIRES RESET" },
96 { NVME_SC_FW_ACT_REQUIRES_TIME, "FIRMWARE ACTIVATION REQUIRES MAXIMUM TIME VIOLATION" },
97 { NVME_SC_FW_ACT_PROHIBITED, "FIRMWARE ACTIVATION PROHIBITED" },
Dnvme_helpers.h195 /* supports Firmware Activation Notices event */
259 /* firmware activation without reset */
/Zephyr-Core-3.5.0/include/zephyr/logging/
Dlog_link.h140 * @retval -EINPROGRESS Activation in progress.
154 * @retval -EINPROGRESS Activation in progress.
/Zephyr-Core-3.5.0/drivers/dac/
Ddac_ad56xx.c148 * The pulse activation time is actually defined to start together in ad56xx_init()
/Zephyr-Core-3.5.0/boards/arm/arduino_portenta_h7/doc/
Dindex.rst69 has access to bus clock activation and deactivation.
/Zephyr-Core-3.5.0/boards/arm/96b_wistrio/doc/
D96b_wistrio.rst131 Flashing using the ROM bootloader requires a special activation pattern,
/Zephyr-Core-3.5.0/boards/arm/stm32f401_mini/doc/
Dindex.rst102 hardware). Flashing using the ROM bootloader requires a special activation
/Zephyr-Core-3.5.0/soc/xtensa/intel_adsp/cavs/include/intel_tgl_adsp/
Ddmic_regs.h240 /* Period of activation of comb section in the microphone clocks minus 1 */
/Zephyr-Core-3.5.0/soc/xtensa/intel_adsp/ace/include/
Ddmic_regs.h240 /* Period of activation of comb section in the microphone clocks minus 1 */
/Zephyr-Core-3.5.0/boards/arm/blackpill_f401cc/doc/
Dindex.rst114 hardware). Flashing using the ROM bootloader requires a special activation
/Zephyr-Core-3.5.0/boards/arm/stm32f103_mini/doc/
Dindex.rst130 hardware such as ST-Link). Flashing using the ROM bootloader requires a special activation
/Zephyr-Core-3.5.0/boards/arm/blackpill_f401ce/doc/
Dindex.rst119 hardware). Flashing using the ROM bootloader requires a special activation

12