Home
last modified time | relevance | path

Searched full:sip (Results 1 – 25 of 75) sorted by relevance

123

/Zephyr-4.1.0/subsys/sip_svc/
DKconfig1 # ARM SiP service configuration options
7 bool "ARM SiP SVC Service"
11 implementing the platform-specifics via SIP SVC driver.
20 int "ARM SiP service init function priority"
24 int "ARM SiP service thread stack size"
27 Stack size of the ARM SiP service.
32 int "ARM SiP service thread priority"
35 Priority of the ARM SiP service.
40 int "ARM SiP service request message queue depth"
70 bool "ARM SiP SVC service shell"
[all …]
/Zephyr-4.1.0/drivers/sip_svc/
DKconfig7 bool "ARM SIP SVC driver"
25 This is an option to be enabled by individual sip svc driver
26 to signal that there is a sip svc driver. This is used by other
27 modules which depends on sip svc driver.
/Zephyr-4.1.0/soc/nordic/nrf92/
DKconfig.soc7 # SiP (System-in-Package) consisting of the nRF9230 SoC and
12 # Like it's done for the nRF91 family, let the nRF9280 SiP
37 # The SiP selects the actual SoC complete with engineer revision and appropriate CPU
44 nRF9280 SiP
46 # The CPU select the "SoC" (SiP)
/Zephyr-4.1.0/include/zephyr/sip_svc/
Dsip_svc.h12 * @brief Public API for ARM SiP services
14 * ARM SiP service provides the capability to send the
52 /** @brief ARM sip service callback function prototype for response after completion
62 * @brief Register a client on ARM SiP service
70 * SiP services.
80 * @brief Unregister a client on ARM SiP service
85 * @param ctrl Pointer to controller instance which provides ARM SiP services.
98 * @brief Client requests to open a channel on ARM SiP service.
106 * @param ctrl Pointer to controller instance which provides ARM SiP services.
122 * @brief Client requests to close the channel on ARM SiP services.
[all …]
Dsip_svc_controller.h19 * @brief Length of SVC conduit name in sip svc subsystem.
33 * @brief Arm SiP Service client data.
53 * @brief Arm SiP Services controller data.
/Zephyr-4.1.0/boards/antmicro/myra_sip_baseboard/support/
Dmyra_sip_baseboard.resc1 :name: Myra SiP Baseboard
2 :description: This script is prepared to run Zephyr on the Myra SiP Baseboard.
4 $name?="Myra SiP Baseboard"
/Zephyr-4.1.0/soc/oct/osd32mp15x/
DKconfig.soc4 # The OSD32MP15X is technically a SiP (System-in-Package) that consists of
7 # the build target, but since the OSD32MP15x SiP is what a user can actually
16 Octavo Systems OSD32MP15X SiP
/Zephyr-4.1.0/soc/antmicro/myra/
DKconfig.soc4 # The Myra is technically a SiP (System-in-Package) that consists of
6 # Antmicro Myra SiP Baseboard the STM32G491XX SoC is to be indicated as
7 # the build target, but since the Myra SiP is what a user can actually
/Zephyr-4.1.0/samples/subsys/sip_svc/
DREADME.rst2 :name: Arm SiP Services on Intel Agilex SoC FPGA
4 Use the SiP SVC subsystem to interact with the Secure Device Manager on Intel Agilex SoC FPGA.
9 This sample demonstrates the usage of SiP SVC subsystem.This sample
16 * SiP SVC subsystem relies on the firmware running in EL3 layer to be in compatible
17 with protocol defined inside the SiP SVC subsystem used by the project.
Dprj.conf4 # SiP SVC Service
Dsample.yaml2 name: SIP SVC sample
/Zephyr-4.1.0/include/zephyr/drivers/sip_svc/
Dsip_svc_proto.h12 * @brief Arm SiP services communication protocol
58 /** @brief Arm SiP services command code in request header
95 * - Unsupported Arm SiP services command code
105 /** @brief SiP Service communication protocol
109 * - bits [15: 0] Arm SiP services command code
112 * - bits [31:30] Arm SiP services communication protocol version
148 /** @brief SiP Services service communication protocol
155 * - bits [31:30] Arm SiP services communication protocol version
Dsip_svc_agilex_mailbox.h14 * Arm SiP Services SMC protocol and sent to/from SDM via Arm
15 * SiP Services.
/Zephyr-4.1.0/samples/subsys/shell/shell_module/boards/
Dintel_socfpga_agilex_socdk.conf14 #SiP SVC Service
19 #SiP SVC Service Shell
Dintel_socfpga_agilex5_socdk.conf20 #SiP SVC Service
25 #SiP SVC Service Shell
/Zephyr-4.1.0/tests/subsys/sip_svc/
DKconfig1 # Private config options for sip svc stress test app
6 mainmenu "Intel Agilex SiP SVC stress test"
Dprj.conf7 # SiP SVC Service
/Zephyr-4.1.0/dts/bindings/sip_svc/
Dintel,agilex-socfpga-sip-smc.yaml5 description: SiP SVC driver instance on Intel Agilex SOC FPGA for SMC call
7 compatible: "intel,socfpga-agilex-sip-smc"
/Zephyr-4.1.0/drivers/fpga/
Dfpga_altera_agilex_bridge.c20 /* SiP SVC controller */
22 /* SiP SVC client token id */
29 * @brief Open SiP SVC client session
80 /* Fill the SiP SVC buffer with CANCEL request */ in svc_client_close()
128 LOG_DBG("SiP SVC callback"); in smc_callback()
167 * the command data memory space had been freed by SiP SVC service. in smc_callback()
178 * @brief Send the data to SiP SVC service layer
240 /* Fill SiP SVC request buffer */ in smc_send()
250 /* Send SiP SVC request */ in smc_send()
255 LOG_ERR("SiP SVC send request fail"); in smc_send()
[all …]
/Zephyr-4.1.0/boards/antmicro/myra_sip_baseboard/
Dboard.yml3 full_name: Myra SiP Baseboard
Dmyra_sip_baseboard.yaml2 name: Myra SiP Baseboard
/Zephyr-4.1.0/boards/oct/osd32mp1_brk/doc/
Dosd32mp1_brk.rst7 System-in-Package (SiP), which contains a multicore STM32MP157F microprocessor.
12 - OSD32MP15x SiP:
44 The OSD32MP15x SiP in integration with the STM32MP17 SoC provides the following hardware capabiliti…
60 - 512 MB DDR3L memory (on SiP)
67 - Integrated 4 KB EEPROM (on SiP)
83 - MEMS oscillator (on SiP)
149 - `OSD32MP15x SiP documentation`_
283 .. _OSD32MP15x SiP documentation:
/Zephyr-4.1.0/dts/arm/infineon/cat1a/mpns/
DCY8C6347BZI_BLD34.dtsi9 #include "../psoc6_01/psoc6_01.124-bga-sip.dtsi"
DCY8C6347BZI_BLD44.dtsi9 #include "../psoc6_01/psoc6_01.124-bga-sip.dtsi"
DCY8C6347BZI_BLD54.dtsi9 #include "../psoc6_01/psoc6_01.124-bga-sip.dtsi"

123