Home
last modified time | relevance | path

Searched full:lse (Results 1 – 25 of 94) sorted by relevance

1234

/Zephyr-Core-3.6.0/dts/bindings/clock/
Dst,stm32-lse-clock.yaml4 description: STM32 LSE Clock
6 compatible: "st,stm32-lse-clock"
15 LSE driving capability, within the range 0 to 3.
24 lse-bypass:
27 LSE crystal oscillator bypass
/Zephyr-Core-3.6.0/samples/boards/stm32/power_mgmt/serial_wakeup/boards/
Dnucleo_wl55jc.overlay9 /* Set domain clock to LSE to allow wakeup from Stop mode */
13 /* LPUART1 clock source on LSE : set console at 9600 */
21 /* Make sure LSE clock is enabled */
/Zephyr-Core-3.6.0/samples/boards/stm32/power_mgmt/blinky/boards/
Db_u585i_iot02a.overlay2 * give a prescaler to the lptim clock : LSE / 16 = 2048Hz
5 * with a LPTIM1 prescaler >= <16>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is LSE / prescaler
Dnucleo_wb55rg.overlay2 * give a prescaler to the lptim clock : LSE / 32 = 1024Hz
5 * with a LPTIM1 prescaler >= <16>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is LSE / prescaler
/Zephyr-Core-3.6.0/drivers/timer/
DKconfig.stm32_lptim33 bool "LSE"
35 Use LSE as LPTIM clock
56 - LSE(32678): 4096 ticks/sec
Dstm32_lptim_timer.c34 #warning Kconfig for LPTIM source clock (LSI/LSE) is deprecated, use device tree.
54 * - system clock based on an LPTIM instance, clocked by LSI or LSE
61 * 0xFFFF / (LSE freq (32768Hz) / 1)
63 * 0xFFFF / (LSE freq (32768Hz) / 128)
/Zephyr-Core-3.6.0/drivers/counter/
DKconfig.stm32_rtc33 bool "LSE"
36 Use LSE as RTC clock
/Zephyr-Core-3.6.0/dts/bindings/timer/
Dst,stm32-lptim.yaml29 Prescaler allows to achieve higher LPTIM timeout (up to 256s when lptim clocked by LSE)
35 For example, when LPTIM is clocked by the LSE (32768Hz) and st,prescaler = <32>:
/Zephyr-Core-3.6.0/samples/boards/stm32/power_mgmt/serial_wakeup/
DREADME.rst24 - Clocked by an oscillator available in Stop mode (LSE, LSI) or an oscillator capable
27 - If LSE is selected as clock source and shell serial port is a LPUART current speed
81 - Chose LSE as clock source
/Zephyr-Core-3.6.0/drivers/clock_control/
DKconfig.stm3267 bool "LSE"
74 Use LSE as source of MCO1
Dclock_stm32_ll_u5.c704 /* Configure LSE bypass */ in set_up_fixed_clock_sources()
708 /* Enable LSE Oscillator */ in set_up_fixed_clock_sources()
710 /* Wait for LSE ready */ in set_up_fixed_clock_sources()
731 "MSIS Hardware auto calibration needs LSE clock activation"); in set_up_fixed_clock_sources()
753 "MSIK Hardware auto calibration needs LSE clock activation"); in set_up_fixed_clock_sources()
Dclock_stm32_ll_h5.c646 /* Configure driving capability before enabling the LSE oscillator */ in set_up_fixed_clock_sources()
650 /* Configure LSE bypass */ in set_up_fixed_clock_sources()
654 /* Enable LSE Oscillator */ in set_up_fixed_clock_sources()
656 /* Wait for LSE ready */ in set_up_fixed_clock_sources()
Dclock_stm32_ll_wba.c465 /* LSE belongs to the back-up domain, enable access.*/ in set_up_fixed_clock_sources()
476 /* Enable LSE Oscillator (32.768 kHz) */ in set_up_fixed_clock_sources()
479 /* Wait for LSE ready */ in set_up_fixed_clock_sources()
Dclock_stm32_ll_common.c635 /* LSE belongs to the back-up domain, enable access.*/ in set_up_fixed_clock_sources()
653 /* Configure LSE bypass */ in set_up_fixed_clock_sources()
657 /* Enable LSE Oscillator (32.768 kHz) */ in set_up_fixed_clock_sources()
660 /* Wait for LSE ready */ in set_up_fixed_clock_sources()
/Zephyr-Core-3.6.0/samples/boards/stm32/power_mgmt/blinky/
DREADME.rst15 For example, when clocking the low power Timer with LSE clock at 32768Hz and adding a
/Zephyr-Core-3.6.0/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/
Dtest_stm32_clock_configuration_lptim.c53 "Expected LPTIM1 src: LSE (0x%lx). Actual LPTIM1 src: 0x%x", in ZTEST()
/Zephyr-Core-3.6.0/boards/arm/stm32wb5mm_dk/doc/
Dstm32wb5mm_dk.rst97 - 32 kHz crystal oscillator for RTC (LSE)
102 oscillator, auto-trimmed by LSE (better than
/Zephyr-Core-3.6.0/boards/arm/stm32l476g_disco/doc/
Dindex.rst60 - 32 kHz crystal oscillator for RTC (LSE)
64 LSE (better than |plusminus| 0.25 % accuracy)
/Zephyr-Core-3.6.0/boards/arm/weact_stm32g431_core/doc/
Dindex.rst80 | SB1/SB2 | Open | Route PC14/PC15 (LSE) to header |
97 The board has two external oscillators. The frequency of the slow clock (LSE) is 32.768
/Zephyr-Core-3.6.0/boards/arm/nucleo_l432kc/doc/
Dindex.rst41 - 32 kHz crystal oscillator for RTC (LSE)
45 LSE (better than |plusminus| 0.25 % accuracy)
/Zephyr-Core-3.6.0/boards/arm/nucleo_l433rc_p/doc/
Dindex.rst41 - 32 kHz crystal oscillator for RTC (LSE)
45 LSE (better than |plusminus| 0.25 % accuracy)
/Zephyr-Core-3.6.0/boards/arm/nucleo_l452re/doc/
Dindex.rst51 - 32 kHz crystal oscillator for RTC (LSE)
55 LSE (better than |plusminus| 0.25 % accuracy)
/Zephyr-Core-3.6.0/dts/arm/st/c0/
Dstm32c0.dtsi53 clk_lse: clk-lse {
55 compatible = "st,stm32-lse-clock";
/Zephyr-Core-3.6.0/dts/arm/st/l0/
Dstm32l0.dtsi71 clk_lse: clk-lse {
73 compatible = "st,stm32-lse-clock";
/Zephyr-Core-3.6.0/boards/arm/b_l4s5i_iot01a/doc/
Dindex.rst58 - 32 kHz crystal oscillator for RTC (LSE)
62 LSE (better than |plusminus| 0.25 % accuracy)

1234