Searched full:eirq (Results 1 – 11 of 11) sorted by relevance
/Zephyr-latest/include/zephyr/drivers/interrupt_controller/ |
D | intc_eirq_nxp_s32.h | 15 /** NXP SIUL2 EIRQ callback */ 19 * @brief NXP SIUL2 EIRQ pin activation type 33 * @param dev SIUL2 EIRQ device 41 * @param dev SIUL2 EIRQ device 56 * @param dev SIUL2 EIRQ device 66 * @param dev SIUL2 EIRQ device 74 * @param dev SIUL2 EIRQ device
|
/Zephyr-latest/dts/bindings/gpio/ |
D | nxp,s32-gpio.yaml | 8 to either the SIUL2 EIRQ interrupt controller or, when available on the SoC, 10 SIUL2 EIRQ interrupt controller. 53 respective external interrupt lines (<gpio-pin eirq-line>).
|
/Zephyr-latest/drivers/interrupt_controller/ |
D | intc_irqmp.c | 58 return DT_INST_PROP(0, eirq); in get_irqmp_eirq() 96 const int eirq = get_irqmp_eirq(); in z_sparc_int_get_source() local 99 if ((eirq != 0) && (irl == eirq)) { in z_sparc_int_get_source()
|
/Zephyr-latest/dts/bindings/interrupt-controller/ |
D | nxp,s32-siul2-eirq.yaml | 7 compatible: "nxp,s32-siul2-eirq" 64 - eirq-line
|
D | gaisler,irqmp.yaml | 14 eirq:
|
/Zephyr-latest/dts/sparc/gaisler/ |
D | leon3soc.dtsi | 35 eirq = <0>;
|
D | gr716a.dtsi | 41 eirq = <1>;
|
/Zephyr-latest/boards/nxp/mr_canhubk3/doc/ |
D | index.rst | 72 to either the SIUL2 EIRQ or WKPU interrupt controllers, as supported by the SoC. 73 By default, GPIO interrupts are routed to SIUL2 EIRQ interrupt controller,
|
/Zephyr-latest/dts/arm/nxp/ |
D | nxp_s32z27x_r52.dtsi | 220 compatible = "nxp,s32-siul2-eirq"; 271 compatible = "nxp,s32-siul2-eirq"; 346 compatible = "nxp,s32-siul2-eirq"; 419 compatible = "nxp,s32-siul2-eirq";
|
D | nxp_s32k344_m7.dtsi | 90 eirq0: eirq@40290010 { 91 compatible = "nxp,s32-siul2-eirq";
|
/Zephyr-latest/doc/releases/ |
D | release-notes-3.3.rst | 1376 - :dtcompatible:`nxp,s32-siul2-eirq`
|