Home
last modified time | relevance | path

Searched full:config_sys_clock_ticks_per_sec (Results 1 – 25 of 190) sorted by relevance

12345678

/Zephyr-latest/tests/kernel/sleep/src/
Dusleep.c27 #if defined(CONFIG_NRF_RTC_TIMER) && (CONFIG_SYS_CLOCK_TICKS_PER_SEC > 16384)
37 (CONFIG_SYS_CLOCK_TICKS_PER_SEC > 16384)
39 #elif defined(CONFIG_SILABS_SLEEPTIMER_TIMER) && (CONFIG_SYS_CLOCK_TICKS_PER_SEC > 16384)
59 #define LOOPS (CONFIG_SYS_CLOCK_TICKS_PER_SEC / 2)
66 #define LOWER_BOUND_MS ((1000 * LOOPS) / CONFIG_SYS_CLOCK_TICKS_PER_SEC)
68 / CONFIG_SYS_CLOCK_TICKS_PER_SEC)
/Zephyr-latest/samples/boards/st/power_mgmt/blinky/boards/
Db_u585i_iot02a.overlay4 * with a LPTIM1 prescaler of <1> to <8>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is 4096
5 * with a LPTIM1 prescaler >= <16>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is LSE / prescaler
Dnucleo_wb55rg.overlay4 * with a LPTIM1 prescaler of <1> to <8>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is 4096
5 * with a LPTIM1 prescaler >= <16>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is LSE / prescaler
Dnucleo_wba55cg.overlay4 * with a LPTIM1 prescaler of <1> to <8>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is 4096
5 * with a LPTIM1 prescaler >= <16>, CONFIG_SYS_CLOCK_TICKS_PER_SEC is LSE / prescaler
/Zephyr-latest/tests/subsys/logging/log_stress/
Dtestcase.yaml21 - CONFIG_SYS_CLOCK_TICKS_PER_SEC=100000
30 - CONFIG_SYS_CLOCK_TICKS_PER_SEC=100000
/Zephyr-latest/dts/bindings/timer/
Dst,stm32-lptim.yaml33 CONFIG_SYS_CLOCK_TICKS_PER_SEC could be used to tune tick duration and gain precision,
38 Using CONFIG_SYS_CLOCK_TICKS_PER_SEC = 4096, tick = 0.24 ms, LPTIM precision is 4 ticks.
39 Using CONFIG_SYS_CLOCK_TICKS_PER_SEC = 1024, tick = 0.97 ms, LPTIM precision is 1 ticks.
/Zephyr-latest/samples/subsys/zbus/benchmark/
Dsample.yaml22 - arch:nios2:CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
44 - arch:nios2:CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
66 - arch:nios2:CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
/Zephyr-latest/tests/kernel/timer/timer_behavior/src/
Dtick_timer_train.c14 #define MAX_CALLBACKS (CONFIG_SYS_CLOCK_TICKS_PER_SEC*TEST_SECONDS)/TIMERS
70 TIMERS, CONFIG_SYS_CLOCK_TICKS_PER_SEC, MAX_CALLBACKS, max_time); in ZTEST()
147 ", \"CONFIG_SYS_CLOCK_TICKS_PER_SEC\":%u" in ZTEST()
154 CONFIG_SYS_CLOCK_TICKS_PER_SEC in ZTEST()
162 TC_PRINT("!! Consider making CONFIG_SYS_CLOCK_TICKS_PER_SEC smaller.\n"); in ZTEST()
170 TC_PRINT("!! Consider making CONFIG_SYS_CLOCK_TICKS_PER_SEC smaller.\n"); in ZTEST()
/Zephyr-latest/subsys/mgmt/hawkbit/
Dhawkbit_autohandler.c108 (uint32_t)(timeout.ticks / CONFIG_SYS_CLOCK_TICKS_PER_SEC) / 3600, in hawkbit_autohandler_set_delay()
109 (uint32_t)((timeout.ticks / CONFIG_SYS_CLOCK_TICKS_PER_SEC) % 3600) / 60, in hawkbit_autohandler_set_delay()
110 (uint32_t)(timeout.ticks / CONFIG_SYS_CLOCK_TICKS_PER_SEC) % 60); in hawkbit_autohandler_set_delay()
/Zephyr-latest/tests/benchmarks/app_kernel/boards/
Dnrf52_bsim.conf1 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
/Zephyr-latest/tests/subsys/usb/device_next/boards/
Dnative_sim.conf1 CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000000
/Zephyr-latest/tests/kernel/timer/timer_behavior/boards/
Dnrf54l09pdk_nrf54l09_cpuapp.conf1 CONFIG_SYS_CLOCK_TICKS_PER_SEC=10000
Dnrf54l20pdk_nrf54l20_cpuapp.conf1 CONFIG_SYS_CLOCK_TICKS_PER_SEC=10000
/Zephyr-latest/tests/kernel/tickless/tickless_concept/
Dprj.conf2 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
/Zephyr-latest/tests/kernel/ipi_optimize/
Dprj.conf5 CONFIG_SYS_CLOCK_TICKS_PER_SEC=50
/Zephyr-latest/tests/kernel/mem_slab/mslab_threadsafe/
Dprj.conf2 CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
/Zephyr-latest/boards/enclustra/mercury_xu/
Dmercury_xu_defconfig11 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
/Zephyr-latest/tests/kernel/ipi_cascade/
Dprj.conf6 CONFIG_SYS_CLOCK_TICKS_PER_SEC=1
/Zephyr-latest/boards/snps/nsim/arc_classic/
Dnsim_nsim_vpx5_defconfig3 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
Dnsim_nsim_hs5x_smp_12cores_defconfig4 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
/Zephyr-latest/samples/tfm_integration/tfm_ipc/
Dprj.conf7 CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
/Zephyr-latest/boards/microchip/m2gl025_miv/
Dm2gl025_miv_defconfig10 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
/Zephyr-latest/boards/qemu/cortex_r5/
Dqemu_cortex_r5_defconfig14 CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
/Zephyr-latest/lib/posix/options/
Dclock.c84 uint64_t elapsed_secs = ticks / CONFIG_SYS_CLOCK_TICKS_PER_SEC; in clock_gettime()
85 uint64_t nremainder = ticks - elapsed_secs * CONFIG_SYS_CLOCK_TICKS_PER_SEC; in clock_gettime()
103 BUILD_ASSERT(CONFIG_SYS_CLOCK_TICKS_PER_SEC > 0 && in clock_getres()
104 CONFIG_SYS_CLOCK_TICKS_PER_SEC <= NSEC_PER_SEC, in clock_getres()
105 "CONFIG_SYS_CLOCK_TICKS_PER_SEC must be > 0 and <= NSEC_PER_SEC"); in clock_getres()
116 .tv_nsec = NSEC_PER_SEC / CONFIG_SYS_CLOCK_TICKS_PER_SEC, in clock_getres()
/Zephyr-latest/samples/sensor/sensor_shell/boards/
Dvmu_rt1170_mimxrt1176_cm7.conf10 CONFIG_SYS_CLOCK_TICKS_PER_SEC=10000

12345678