Home
last modified time | relevance | path

Searched full:bypass (Results 1 – 25 of 143) sorted by relevance

123456

/Zephyr-Core-3.5.0/soc/arm/st_stm32/common/
DKconfig.soc52 bool "External SMPS 1.8V supply and bypass"
56 bool "External SMPS 2.5V supply and bypass"
60 bool "Bypass"
/Zephyr-Core-3.5.0/dts/bindings/clock/
Dst,stm32-hse-clock.yaml11 hse-bypass:
14 HSE crystal oscillator bypass
Dst,stm32-lse-clock.yaml24 lse-bypass:
27 LSE crystal oscillator bypass
Dmicrochip,xec-pcr.yaml79 clkmon-bypass:
81 description: Bypass clkmon check of crystal or XTAL2 single-ended clock.
/Zephyr-Core-3.5.0/samples/subsys/zbus/runtime_obs_registration/
DREADME.rst11 …onds, the filter is disabled, and the filter bypass is enabled. At last, 5 seconds later, the filt…
48 I: Bypass filter
59 I: Disable bypass filter
Dsample.yaml17 - "I: Bypass filter"
18 - "I: Disable bypass filter"
/Zephyr-Core-3.5.0/samples/subsys/shell/shell_module/src/
Dmain.c292 static int set_bypass(const struct shell *sh, shell_bypass_cb_t bypass) in set_bypass() argument
296 if (bypass && in_use) { in set_bypass()
297 shell_error(sh, "Sample supports setting bypass on single instance."); in set_bypass()
304 shell_print(sh, "Bypass started, press ctrl-x ctrl-q to escape"); in set_bypass()
308 shell_set_bypass(sh, bypass); in set_bypass()
334 shell_print(sh, "Exit bypass"); in bypass_cb()
396 SHELL_CMD_ARG_REGISTER(bypass, NULL, "Bypass shell", cmd_bypass, 1, 0);
/Zephyr-Core-3.5.0/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/boards/
Df4_i2s2_pll.overlay13 /delete-property/ hse-bypass;
52 hse-bypass;
/Zephyr-Core-3.5.0/samples/subsys/zbus/runtime_obs_registration/src/
Dmain.c57 LOG_INF("Bypass filter"); in main()
62 LOG_INF("Disable bypass filter"); in main()
/Zephyr-Core-3.5.0/soc/riscv/riscv-privileged/sifive-freedom/
Dfe310_clock.c22 * - 16 MHz (bypass HFPLL). in fe310_clock_init()
33 /* Bypass HFPLL. */ in fe310_clock_init()
/Zephyr-Core-3.5.0/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_core/boards/
Dhse_8.overlay13 hse-bypass;
Dhse_8_bypass.overlay13 hse-bypass;
Df0_f3_pll_32_hse_8.overlay13 hse-bypass;
Df1_pll_64_hse_8.overlay13 hse-bypass;
Dpll_32_hse_8.overlay13 hse-bypass;
Dclear_f0_f1_f3_clocks.overlay14 /delete-property/ hse-bypass;
Df2_f4_f7_pll_64_hse_8.overlay13 hse-bypass;
Dpll_64_hse_8.overlay13 hse-bypass;
Dclear_f2_f4_f7_clocks.overlay14 /delete-property/ hse-bypass;
/Zephyr-Core-3.5.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_devices/boards/
Dcore_init.overlay19 /delete-property/ hse-bypass;
92 hse-bypass;
Dspi1_per_ck_hse.overlay14 hse-bypass;
/Zephyr-Core-3.5.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h7_core/boards/
Dhse_8.overlay13 hse-bypass;
/Zephyr-Core-3.5.0/dts/bindings/ospi/
Dst,stm32-ospi.yaml73 dlyb-bypass:
76 Enables Delay Block (DLYB) Bypass.
/Zephyr-Core-3.5.0/tests/drivers/clock_control/stm32_clock_configuration/stm32u5_core/boards/
Dhse_16.overlay20 hse-bypass;
/Zephyr-Core-3.5.0/tests/drivers/clock_control/stm32_clock_configuration/stm32h5_core/boards/
Dhse25.overlay20 hse-bypass; /* X3 is a 25MHz oscillator on PH0 */

123456