Home
last modified time | relevance | path

Searched full:a3 (Results 1 – 25 of 301) sorted by relevance

12345678910>>...13

/Zephyr-latest/arch/xtensa/core/
Duserspace.S18 * a2 a6, a3, a4, a5, a8, a9
64 s32i a3, a0, ___xtensa_irq_bsa_t_a3_OFFSET
68 movi a3, ~PS_OWB_MASK
69 and a2, a2, a3
81 rsr.ps a3
82 or a3, a3, a2
84 and a3, a3, a2
85 wsr.ps a3
88 l32i a3, a0, ___xtensa_irq_bsa_t_a3_OFFSET
98 l32i a3, a1, ___xtensa_irq_bsa_t_pc_OFFSET
[all …]
Dxtensa_hifi.S21 * A3 - available for use
27 movi a3, ~(XCHAL_CP1_SA_ALIGN - 1)
28 and a2, a2, a3
30 xchal_cp1_load a2 a3 a3 a3 a3 /* Only A2 and A3 are used by macro */
42 * A3 - available for use
48 movi a3, ~(XCHAL_CP1_SA_ALIGN - 1)
49 and a2, a2, a3
51 xchal_cp1_store a2 a3 a3 a3 a3 /* Only A2 and A3 are used by macro */
Dsyscall_helper.c22 register uintptr_t a3 __asm__("%a3") = arg2; in xtensa_syscall_helper_args_6()
30 : "r" (a2), "r" (a6), "r" (a3), "r" (a4), in xtensa_syscall_helper_args_6()
43 register uintptr_t a3 __asm__("%a3") = arg2; in xtensa_syscall_helper_args_5()
50 : "r" (a2), "r" (a6), "r" (a3), "r" (a4), in xtensa_syscall_helper_args_5()
63 register uintptr_t a3 __asm__("%a3") = arg2; in xtensa_syscall_helper_args_4()
69 : "r" (a2), "r" (a6), "r" (a3), "r" (a4), in xtensa_syscall_helper_args_4()
81 register uintptr_t a3 __asm__("%a3") = arg2; in xtensa_syscall_helper_args_3()
86 : "r" (a2), "r" (a6), "r" (a3), "r" (a4) in xtensa_syscall_helper_args_3()
97 register uintptr_t a3 __asm__("%a3") = arg2; in xtensa_syscall_helper_args_2()
101 : "r" (a2), "r" (a6), "r" (a3) in xtensa_syscall_helper_args_2()
Dxtensa_asm2_util.S32 * Call with CALL0, with A2/A3 available as scratch. Pushes the high
46 slli a3, a2, (XCHAL_NUM_AREGS / 4)
47 or a2, a2, a3
48 rsr a3, WINDOWBASE
49 ssr a3
52 mov a3, a1 /* Stash our original stack pointer */
87 s32i a3, a1, 0
97 * CALL0, leaving A2/A3 available as scratch.
102 /* pop our "original" stack pointer into a2, stash in a3 also */
105 mov a3, a2
[all …]
Dwindow_vectors.S47 * a0-a3 are registers to be saved;
59 s32e a3, a5, -4 /* save a3 to call[j+1]'s stack frame */
69 * a0-a3 are undefined, must be reloaded with call[i].reg[0..3];
81 l32e a3, a5, -4 /* restore a3 from call[i+1]'s stack frame */
101 rotw -1 /* WINDOWBASE goes to a4, new a0-a3 are scratch */
103 extui a3, a2, XCHAL_PS_OWB_SHIFT, XCHAL_PS_OWB_BITS
104 xor a3, a3, a4 /* bits changed from old to current windowbase */
106 slli a3, a3, XCHAL_PS_OWB_SHIFT
107 xor a2, a2, a3 /* flip changed bits in old window base */
138 s32e a3, a9, -4 /* save a3 to call[j+1]'s stack frame */
[all …]
Ddebug_helpers_asm.S23 /* a2, a3, a4 should be out arguments for i PC, i SP, i-1 PC respectively.
38 /* Store i SP in a3 */
39 s32i a6, a3, 0
DREADME_WINDOWS.rst15 The first quad (A0-A3) is pointed to by a special register called
18 (respectively) A0-A3, A4-A7, A8-A11, and A12-A15.
61 being brought into A0-A3 (i.e. the new WINDOWBASE) has a set bit
86 The spill area for a single frame's A0-A3 registers is not in its own
101 to write a function using only A0-A3 and CALL4 calls and ignore higher
103 the top of the stack frame, immediately below the parent call's A0-A3
/Zephyr-latest/include/zephyr/arch/xtensa/
Dsyscall.h57 * a2 a6, a3, a4, a5, a8, a9
72 register uintptr_t a3 __asm__("%a3") = arg2; in arch_syscall_invoke6()
80 : "r" (a2), "r" (a6), "r" (a3), "r" (a4), in arch_syscall_invoke6()
97 register uintptr_t a3 __asm__("%a3") = arg2; in arch_syscall_invoke5()
104 : "r" (a2), "r" (a6), "r" (a3), "r" (a4), in arch_syscall_invoke5()
121 register uintptr_t a3 __asm__("%a3") = arg2; in arch_syscall_invoke4()
127 : "r" (a2), "r" (a6), "r" (a3), "r" (a4), in arch_syscall_invoke4()
140 register uintptr_t a3 __asm__("%a3") = arg2; in arch_syscall_invoke3()
145 : "r" (a2), "r" (a6), "r" (a3), "r" (a4) in arch_syscall_invoke3()
156 register uintptr_t a3 __asm__("%a3") = arg2; in arch_syscall_invoke2()
[all …]
/Zephyr-latest/boards/shields/x_nucleo_iks01a3/boards/x_nucleo_iks01a3/
Dstm32mp157c_dk2.overlay8 * On stm32mp157c_dk2 pin A3 is not mapped on a GPIO pin.
14 /delete-property/ irq-gpios; /* A3 */
18 /delete-property/ irq-gpios; /* A3 */
22 /delete-property/ irq-gpios; /* A3 */
/Zephyr-latest/boards/shields/x_nucleo_iks01a3/boards/x_nucleo_iks01a3_shub/
Dstm32mp157c_dk2.overlay8 * On stm32mp157c_dk2 pin A3 is not mapped on a GPIO pin.
14 /delete-property/ irq-gpios; /* A3 */
18 /delete-property/ irq-gpios; /* A3 */
/Zephyr-latest/boards/shields/x_nucleo_iks01a2/boards/
Dstm32mp157c_dk2.overlay8 * On stm32mp157c_dk2 pin A3 is not mapped on a GPIO pin.
14 /delete-property/ irq-gpios; /* A3 */
18 /delete-property/ irq-gpios; /* A3 */
/Zephyr-latest/include/zephyr/arch/riscv/
Dsyscall.h47 register unsigned long a3 __asm__ ("a3") = arg4; in arch_syscall_invoke6()
54 : "r" (a1), "r" (a2), "r" (a3), "r" (a4), "r" (a5), in arch_syscall_invoke6()
68 register unsigned long a3 __asm__ ("a3") = arg4; in arch_syscall_invoke5()
74 : "r" (a1), "r" (a2), "r" (a3), "r" (a4), "r" (t0) in arch_syscall_invoke5()
86 register unsigned long a3 __asm__ ("a3") = arg4; in arch_syscall_invoke4()
91 : "r" (a1), "r" (a2), "r" (a3), "r" (t0) in arch_syscall_invoke4()
/Zephyr-latest/arch/xtensa/core/startup/
Dreset_vector.S107 movi a3, xthal_pso_savearea
117 l32i a4, a3, CS_SA_signature
123 l32i a4, a3, CS_SA_memctl
230 * effect, registers a3, a5, a7 are now preloaded with values
232 * a3 - pointer to save area base address (xthal_pso_savearea)
238 l32i a4, a3, CS_SA_signature
273 rsr.prid a3 /* core and multiprocessor ID */
274 extui a3, a3, 0, 8 /* extract core ID (FIXME: need proper
277 bnez a3, .Ldonesync /* only do this on core 0 */
304 movi a3, 0x25
[all …]
/Zephyr-latest/arch/xtensa/include/
Dxtensa_asm2_s.h35 * and repeats until all but the A0-A3 registers of the original frame
160 * have been modified but A2/A3 have not, and the shift/loop
295 * (to save A0-A3) from registers. But they find their
346 * area) in A3. Exceptions should be enabled via PS.EXCM, but
350 * A2 has the return value of the called function, and A3 is
356 mov a6, a3 /* place "new sp" in the next frame's A2 */
358 mov a3, a1 /* stash it locally in A3 too */
359 mov a11, a2 /* handler in 2nd frame's A3, next frame's A7 */
367 mov a1, a3 /* restore original SP */
394 * the stack pointer decremented across a base save area, A0-A3 and
[all …]
/Zephyr-latest/drivers/console/
Dxtensa_sim_console.c23 register int a3 __asm__ ("a3") = 1; in arch_printk_char_out()
27 register int ret_err __asm__ ("a3"); in arch_printk_char_out()
32 : "a" (a2), "a" (a3), "a" (a4), "a" (a5) in arch_printk_char_out()
Dwinstream_console.c30 register int a3 __asm__("a3") = 1; /* fd 1 == stdout */ in winstream_console_trace_out()
34 __asm__ volatile("simcall" : "+r"(a2), "+r"(a3) : "r"(a4), "r"(a5) : "memory"); in winstream_console_trace_out()
/Zephyr-latest/tests/drivers/tee/optee/src/
Dmain.c32 typedef void (*smc_cb_t)(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3,
43 uint32_t a3; member
54 void arm_smccc_smc(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3, in arm_smccc_smc() argument
62 res->a3 = OPTEE_MSG_UID_3; in arm_smccc_smc()
75 t_call.smc_cb(a0, a1, a2, a3, a4, a5, a6, a7, res); in arm_smccc_smc()
78 wait_call.smc_cb(a0, a1, a2, a3, a4, a5, a6, a7, res); in arm_smccc_smc()
81 send_call.smc_cb(a0, a1, a2, a3, a4, a5, a6, a7, res); in arm_smccc_smc()
86 void arm_smccc_hvc(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3, in arm_smccc_hvc() argument
114 void fast_call(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3, in fast_call() argument
121 t_call.a3 = a3; in fast_call()
[all …]
/Zephyr-latest/subsys/logging/backends/
Dlog_backend_xtensa_sim.c26 register int a3 __asm__ ("a3") = 1; in char_out()
31 : "=a"(a2), "=a"(a3) in char_out()
32 : "a"(a2), "a"(a3), "a"(a4), "a"(a5)); in char_out()
/Zephyr-latest/include/zephyr/arch/arm64/
Darm-smccc.h18 unsigned long a3; member
41 unsigned long a2, unsigned long a3,
54 unsigned long a2, unsigned long a3,
/Zephyr-latest/tests/bluetooth/controller/ctrl_sw_privacy_unit/src/
Dmain.c48 bt_addr_t a1, a2, a3, a4, a5; in helper_prpa_add() local
53 bt_addr_copy(&a3, BT_ADDR_INIT(0x32, 0x33, 0x34, 0x35, 0x36, 0x37)); in helper_prpa_add()
67 prpa_cache_add(&a3); in helper_prpa_add()
68 pos = prpa_cache_find(&a3); in helper_prpa_add()
91 bt_addr_t a1, a2, a3, a4, a5; in helper_trpa_add() local
96 bt_addr_copy(&a3, BT_ADDR_INIT(0x32, 0x33, 0x34, 0x35, 0x36, 0x37)); in helper_trpa_add()
110 trpa_cache_add(&a3, 2); in helper_trpa_add()
111 pos = trpa_cache_find(&a3, 2); in helper_trpa_add()
/Zephyr-latest/include/zephyr/bluetooth/
Dcs.h144 * | 0 | A1 A2 A3 |
145 * | 1 | A2 A1 A3 |
146 * | 2 | A1 A3 A2 |
147 * | 3 | A3 A1 A2 |
148 * | 4 | A3 A2 A1 |
149 * | 5 | A2 A3 A1 |
157 * | 0 | A1 A2 A3 A4 |
158 * | 1 | A2 A1 A3 A4 |
159 * | 2 | A1 A3 A2 A4 |
160 * | 3 | A3 A1 A2 A4 |
[all …]
/Zephyr-latest/drivers/tee/optee/
Doptee_smc.h156 * a3 Cache settings, not used if physical pointer is in a predefined shared
165 * a3 Offset of the struct optee_msg_arg in the shared memory with the
183 * a3-7 Resume information, must be preserved
221 * a3 Cache settings of memory, as defined by the
248 * a3 if a1 == OPTEE_SMC_L2CC_MUTEX_SET_ADDR, lower 32bit of a 64bit
250 * a3-6 Not used
258 * a3 if a1 == OPTEE_SMC_L2CC_MUTEX_GET_ADDR, lower 32bit of a 64bit
260 * a3-7 Preserved
289 * a3 Bit[7:0]: Number of parameters needed for RPC to be supplied
293 * a3-7 Preserved
[all …]
/Zephyr-latest/arch/riscv/core/
Dcoredump.c28 uint64_t a3; member
49 uint32_t a3;
98 arch_blk.r.a3 = esf->a3; in arch_coredump_info_dump()
/Zephyr-latest/boards/shields/x_nucleo_iks01a2/
Dx_nucleo_iks01a2.overlay37 irq-gpios = <&arduino_header 3 GPIO_ACTIVE_HIGH>; /* A3 */
43 irq-gpios = <&arduino_header 3 GPIO_ACTIVE_HIGH>; /* A3 */
/Zephyr-latest/tests/lib/cmsis_dsp/common/
Dtest_common.h41 #define DEFINE_TEST_VARIANT3(suite, name, variant, a1, a2, a3) \ argument
44 test_##name(a1, a2, a3); \
47 #define DEFINE_TEST_VARIANT4(suite, name, variant, a1, a2, a3, a4) \ argument
50 test_##name(a1, a2, a3, a4); \
53 #define DEFINE_TEST_VARIANT5(suite, name, variant, a1, a2, a3, a4, a5) \ argument
56 test_##name(a1, a2, a3, a4, a5); \
59 #define DEFINE_TEST_VARIANT6(suite, name, variant, a1, a2, a3, a4, a5, a6) \ argument
62 test_##name(a1, a2, a3, a4, a5, a6); \
65 #define DEFINE_TEST_VARIANT7(suite, name, variant, a1, a2, a3, a4, a5, a6, a7) \ argument
68 test_##name(a1, a2, a3, a4, a5, a6, a7); \

12345678910>>...13