Home
last modified time | relevance | path

Searched +full:90 +full:- (Results 1 – 25 of 220) sorted by relevance

123456789

/Zephyr-Core-3.7.0/doc/project/
Drelease_cycle.svg1 <?xml version="1.0" encoding="UTF-8"?>
2 <!-- Do not edit this file with editors other than diagrams.net -->
3 <!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN" "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
4 …-0.5 -0.5 658 146" content="&lt;mxfile host=&quot;app.diagrams.net&quot; modified=&quot;2022-03-29…
/Zephyr-Core-3.7.0/dts/bindings/i3c/
Dnuvoton,npcx-i3c.yaml2 # SPDX-License-Identifier: Apache-2.0
11 clock-frequency = <DT_FREQ_M(90)>; /* OFMCLK runs at 90MHz */
12 core-prescaler = <3>; /* CORE_CLK runs at 30MHz */
13 apb1-prescaler = <6>; /* APB1_CLK runs at 15MHz */
14 apb2-prescaler = <6>; /* APB2_CLK runs at 15MHz */
15 apb3-prescaler = <6>; /* APB3_CLK runs at 15MHz */
16 apb4-prescaler = <3>; /* APB4_CLK runs at 30MHz */
30 i3c-scl-hz = <12500000>;
31 i3c-od-scl-hz = <4170000>;
34 compatible: "nuvoton,npcx-i3c"
[all …]
/Zephyr-Core-3.7.0/boards/native/doc/
DPort_vs_QEMU_vs.svg1 <?xml version="1.0" encoding="UTF-8" standalone="no"?>
2 <!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN" "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
3 …g/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:ev="http://www.w3.org/2001/xml-events"
5 …viewBox="0 0 697.323 306.142" xml:space="preserve" color-interpolation-filters="sRGB" class="st19">
14 ….st1 {marker-end:url(#mrkr13-6);stroke:#000000;stroke-linecap:round;stroke-linejoin:round;stroke-w…
15 .st2 {fill:#000000;fill-opacity:1;stroke:#000000;stroke-opacity:1;stroke-width:0.22935779816514}
16 .st3 {fill:none;stroke:none;stroke-linecap:round;stroke-linejoin:round;stroke-width:0.75}
17 .st4 {fill:#c05046;font-family:Arial;font-size:0.833336em}
18 .st5 {fill:#205867;font-family:Arial;font-size:0.833336em}
19 .st6 {font-size:1em}
[all …]
/Zephyr-Core-3.7.0/drivers/display/
DKconfig.mcux_elcdif3 # SPDX-License-Identifier: Apache-2.0
42 4-bytes pixel format, e.g. ARGB8888. Applications should change this value
62 possibility to enter low-power mode, thus saving energy.
90 bool "Rotate display by 90 degrees"
92 Rotate display counter-clockwise by 90 degrees.
98 Rotate display counter-clockwise by 180 degrees
103 Rotate display counter-clockwise by 270 degrees
104 For LVGL, this corresponds to a rotation of 90 degrees
/Zephyr-Core-3.7.0/tests/net/all/
Dprj.conf90 CONFIG_NET_L2_IEEE802154_SECURITY_CRYPTO_DEV_NAME="CRYPTO-DEV"
185 CONFIG_NET_CONFIG_INIT_PRIO=90
410 #CONFIG_IEEE802154_CC1200_INIT_PRIO=90
431 #CONFIG_IEEE802154_CC2520_CRYPTO_INIT_PRIO=90
433 #CONFIG_IEEE802154_CC2520_INIT_PRIO=90
443 #CONFIG_IEEE802154_KW41Z_INIT_PRIO=90
447 #CONFIG_IEEE802154_MCR20A_INIT_PRIO=90
453 #CONFIG_IEEE802154_NRF5_INIT_PRIO=90
/Zephyr-Core-3.7.0/drivers/misc/ft8xx/
DKconfig3 # Copyright (c) 2020-2021 Hubert Miś <hubert.mis@gmail.com>
4 # SPDX-License-Identifier: Apache-2.0
16 default 90
/Zephyr-Core-3.7.0/samples/drivers/clock_control_litex/
DREADME.rst1 .. zephyr:code-sample:: clock-control-litex
3 :relevant-api: clock_control_interface
15 * LiteX-capable FPGA platform with MMCM modules (for example Digilent Arty A7 development board)
16 * SoC configuration with VexRiscv soft CPU and Xilinx 7-series MMCM interface in LiteX (S7MMCM modu…
23 .. literalinclude:: ../../../dts/riscv/riscv32-litex-vexriscv.dtsi
25 :start-at: clk0: clock-controller@0 {
26 :end-at: };
29 .. literalinclude:: ../../../dts/riscv/riscv32-litex-vexriscv.dtsi
31 :start-at: clk1: clock-controller@1 {
32 :end-at: };
[all …]
/Zephyr-Core-3.7.0/drivers/kscan/
DKconfig4 # SPDX-License-Identifier: Apache-2.0
16 module-str = kscan
21 default 90
/Zephyr-Core-3.7.0/drivers/fuel_gauge/
DKconfig3 # SPDX-License-Identifier: Apache-2.0
13 module-str = fuel_gauge
18 default 90
/Zephyr-Core-3.7.0/boards/shields/st_b_lcd40_dsi1_mb1166/
Dst_b_lcd40_dsi1_mb1166.overlay4 * SPDX-License-Identifier: Apache-2.0
14 reset-gpios = <&dsi_lcd_qsh_030 57 GPIO_ACTIVE_HIGH>;
15 bl-gpios = <&dsi_lcd_qsh_030 53 GPIO_ACTIVE_HIGH>;
16 data-lanes = <2>;
17 pixel-format = <MIPI_DSI_PIXFMT_RGB888>;
18 rotation = <90>;
Dst_b_lcd40_dsi1_mb1166_a09.overlay4 * SPDX-License-Identifier: Apache-2.0
14 reset-gpios = <&dsi_lcd_qsh_030 57 GPIO_ACTIVE_HIGH>;
15 bl-gpios = <&dsi_lcd_qsh_030 53 GPIO_ACTIVE_HIGH>;
16 data-lanes = <2>;
17 pixel-format = <MIPI_DSI_PIXFMT_RGB888>;
18 rotation = <90>;
/Zephyr-Core-3.7.0/drivers/disk/
DKconfig.mmc2 # SPDX-License-Identifier: Apache-2.0
15 default 90
35 module-str = mmc
/Zephyr-Core-3.7.0/drivers/lora/
DKconfig4 # SPDX-License-Identifier: Apache-2.0
7 # Top-level configuration file for LORA drivers.
19 module-str = lora
30 default 90
/Zephyr-Core-3.7.0/dts/bindings/spi/
Dinfineon,xmc4xxx-spi.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "infineon,xmc4xxx-spi"
8 include: [spi-controller.yaml, pinctrl-device.yaml]
14 miso-src:
23 - "DX0A"
24 - "DX0B"
25 - "DX0C"
26 - "DX0D"
27 - "DX0E"
28 - "DX0F"
[all …]
/Zephyr-Core-3.7.0/subsys/usb/host/
DKconfig3 # SPDX-License-Identifier: Apache-2.0
15 module-str = usbh
26 default 90
/Zephyr-Core-3.7.0/include/zephyr/dt-bindings/pinctrl/
Desp32c6-gpio-sigmap.h4 * SPDX-License-Identifier: Apache-2.0
175 #define ESP_PWM0_F0_IN 90
176 #define ESP_PWM0_OUT1B 90
177 #define ESP_MODEM_DIAG13 90
/Zephyr-Core-3.7.0/dts/bindings/display/
Dfrida,nt35510.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: [mipi-dsi-device.yaml, display-controller.yaml]
11 reset-gpios:
12 type: phandle-array
17 bl-gpios:
18 type: phandle-array
28 - 0
29 - 90
30 - 180
31 - 270
Dorisetech,otm8009a.yaml3 # SPDX-License-Identifier: Apache-2.0
9 include: [mipi-dsi-device.yaml, display-controller.yaml]
12 reset-gpios:
13 type: phandle-array
16 reset. The sensor receives this as an active-low signal.
18 bl-gpios:
19 type: phandle-array
22 The sensor receives this as an active-high signal.
28 - 0
29 - 90
[all …]
Dilitek,ili9xxx-common.yaml3 # SPDX-License-Identifier: Apache-2.0
7 include: [mipi-dbi-spi-device.yaml, display-controller.yaml]
10 pixel-format:
14 - 0 # RGB565
15 - 1 # RGB888
25 - 0
26 - 90
27 - 180
28 - 270
33 display-inversion:
/Zephyr-Core-3.7.0/drivers/charger/
DKconfig3 # SPDX-License-Identifier: Apache-2.0
13 module-str = charger
18 default 90
/Zephyr-Core-3.7.0/tests/lib/c_lib/common/src/
Dtest_qsort.c4 * SPDX-License-Identifier: Apache-2.0
17 return (aa > bb) - (aa < bb); in compare_ints()
33 "out-of-bounds modifications detected"); in ZTEST()
46 int actual_int[] = { 42, -42 }; in ZTEST()
47 const int expect_int[] = { -42, 42 }; in ZTEST()
55 int actual_int[] = { 42, -42, 0 }; in ZTEST()
56 const int expect_int[] = { -42, 0, 42 }; in ZTEST()
64 int actual_int[] = { 42, -42, 0, -42 }; in ZTEST()
65 const int expect_int[] = { -42, -42, 0, 42 }; in ZTEST()
74 * NUMS="$(for i in `seq 0 63`; do echo -n "$(((RANDOM - 16384) % 100)), "; done)" in ZTEST()
[all …]
/Zephyr-Core-3.7.0/drivers/led_strip/
DKconfig1 # Top-level configuration file for LED strip drivers.
5 # SPDX-License-Identifier: Apache-2.0
8 bool "Light-Emitting Diode (LED) strip drivers"
15 module-str = LED strip
20 default 90
/Zephyr-Core-3.7.0/include/zephyr/bluetooth/audio/
Dgmap_lc3_preset.h5 * Copyright (c) 2023-2024 Nordic Semiconductor ASA
7 * SPDX-License-Identifier: Apache-2.0
94 BT_AUDIO_CODEC_CFG_DURATION_7_5, _loc, 90U, 1, \
96 BT_AUDIO_CODEC_QOS_UNFRAMED(7500u, 90U, 1U, 15U, 10000U))
218 BT_AUDIO_CODEC_CFG_DURATION_7_5, _loc, 90U, 1, \
220 BT_AUDIO_CODEC_QOS_UNFRAMED(7500u, 90U, 1U, 8U, 10000U))
/Zephyr-Core-3.7.0/subsys/usb/device_next/
DKconfig3 # SPDX-License-Identifier: Apache-2.0
16 module-str = usbd
27 default 90
/Zephyr-Core-3.7.0/cmake/compiler/
Dcompiler_features.cmake12 # - `compile_feature_c99` will contain `c_std_90;c_std_99`
13 # - `compile_feature_iso9899:2011` will contain `c_std_90;c_std_99;c_std_11`
15 foreach(standard 90 99 11 17 23)

123456789