Home
last modified time | relevance | path

Searched +full:0 +full:x100000 (Results 1 – 25 of 72) sorted by relevance

123

/Zephyr-Core-3.6.0/soc/xtensa/intel_adsp/ace/include/intel_ace15_mtpm/
Dadsp_memory_regions.h10 * currently includes shared heap and oma region and one regions set to 0 as for table
15 #define CORE_HEAP_SIZE 0x100000
16 #define SHARED_HEAP_SIZE 0x100000
17 #define OPPORTUNISTIC_REGION_SIZE 0x100000
20 #define TLB_SIZE DT_REG_SIZE_BY_IDX(DT_INST(0, intel_adsp_mtl_tlb), 0)
/Zephyr-Core-3.6.0/soc/xtensa/intel_adsp/ace/include/intel_ace20_lnl/
Dadsp_memory_regions.h10 * currently includes shared heap and oma region and one regions set to 0 as for table
15 #define CORE_HEAP_SIZE 0x100000
16 #define SHARED_HEAP_SIZE 0x100000
17 #define OPPORTUNISTIC_REGION_SIZE 0x100000
20 #define TLB_SIZE DT_REG_SIZE_BY_IDX(DT_INST(0, intel_adsp_mtl_tlb), 0)
/Zephyr-Core-3.6.0/tests/kernel/mem_protect/mem_map/boards/
Dqemu_x86_tiny_768.overlay2 reg = < 0x100000 0x100000 >;
Dqemu_x86_tiny.overlay2 reg = < 0x100000 0x50000 >;
/Zephyr-Core-3.6.0/tests/subsys/fs/fcb/boards/
Dmr_canhubk3.overlay13 reg = <0x100000 0x100000>;
/Zephyr-Core-3.6.0/tests/subsys/storage/flash_map/boards/
Dmr_canhubk3.overlay15 reg = <0x100000 0x100000>;
/Zephyr-Core-3.6.0/soc/xtensa/dc233c/
DKconfig.defconfig25 default 0x100000 if XTENSA_MMU
26 default 0x2400
30 default 0x100000
/Zephyr-Core-3.6.0/boards/arc/nsim/support/
Dnsim_em.props3 arcver=0x3
8 nsim_isa_big_endian=0
34 nsim_isa_xy_y_base=0xe0000000
38 nsim_isa_fpu_fast_mpy_option=0
39 nsim_isa_fpu_fast_div_option=0
44 nsim_isa_timer_1_int_level=0
53 nsim_isa_intvbase_preset=0x0
58 dccm_size=0x100000
59 dccm_base=0x80000000
61 iccm0_size=0x100000
[all …]
Dmdb_em11d.args28 -Xxy_x_base=0xc0000000
29 -Xxy_y_base=0xe0000000
38 -Xtimer1_level=0
46 -interrupt_base=0x0
51 -dccm_size=0x100000
52 -dccm_base=0x80000000
54 -iccm0_size=0x100000
55 -iccm0_base=0x00000000
59 -dmac_registers=0
62 -prop=nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dmdb_em.args28 -Xxy_y_base=0xe0000000
37 -Xtimer1_level=0
46 -interrupt_base=0x0
51 -dccm_size=0x100000
52 -dccm_base=0x80000000
54 -iccm0_size=0x100000
55 -iccm0_base=0x00000000
59 -dmac_registers=0
62 -prop=nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
Dnsim_em11d.props3 arcver=0x3
8 nsim_isa_big_endian=0
34 nsim_isa_xy_x_base=0xc0000000
35 nsim_isa_xy_y_base=0xe0000000
39 nsim_isa_fpu_fast_mpy_option=0
40 nsim_isa_fpu_fast_div_option=0
45 nsim_isa_timer_1_int_level=0
53 nsim_isa_fast_irq=0
54 nsim_isa_intvbase_preset=0x0
59 dccm_size=0x100000
[all …]
Dnsim_hs3x_hostlink.props3 arcver=0x52
8 nsim_isa_big_endian=0
26 nsim_isa_timer_1_int_level=0
34 nsim_isa_intvbase_preset=0x0
41 dccm_size=0x100000
42 dccm_base=0x80000000
44 iccm0_size=0x40000
45 iccm0_base=0x70000000
/Zephyr-Core-3.6.0/boards/x86/qemu_x86/
Dqemu_x86_virt_defconfig18 CONFIG_SRAM_OFFSET=0x100000
19 CONFIG_KERNEL_VM_SIZE=0x400000
20 CONFIG_KERNEL_VM_BASE=0x40000000
21 CONFIG_KERNEL_VM_OFFSET=0
Dqemu_x86_tiny.dts7 #define DT_DRAM_BASE 0x100000
Dqemu_x86_tiny_768.overlay9 reg = < 0x100000 DT_SIZE_K(768) >;
Dqemu_x86_tiny_defconfig22 CONFIG_KERNEL_VM_SIZE=0x400000
23 CONFIG_KERNEL_VM_BASE=0x40000000
24 CONFIG_KERNEL_VM_OFFSET=0x100000
25 CONFIG_SRAM_OFFSET=0
/Zephyr-Core-3.6.0/dts/arm/infineon/psoc6/mpns/
DCY8C6248AZI_S2D44.dtsi12 reg = <0x10000000 0x100000>;
16 reg = <0x8000000 0x80000>;
DCY8C6248BZI_S2D44.dtsi12 reg = <0x10000000 0x100000>;
16 reg = <0x8000000 0x80000>;
DCY8C6248FNI_S2D43.dtsi12 reg = <0x10000000 0x100000>;
16 reg = <0x8000000 0x80000>;
DCY8C6148AZI_S2F44.dtsi12 /delete-node/ cpu@0;
16 reg = <0x10000000 0x100000>;
20 reg = <0x8000000 0x80000>;
DCY8C6148BZI_S2F44.dtsi12 /delete-node/ cpu@0;
16 reg = <0x10000000 0x100000>;
20 reg = <0x8000000 0x80000>;
DCY8C6148FNI_S2F43.dtsi12 /delete-node/ cpu@0;
16 reg = <0x10000000 0x100000>;
20 reg = <0x8000000 0x80000>;
DCY8C6248LQI_S2D02.dtsi12 reg = <0x10000000 0x100000>;
16 reg = <0x8000000 0x80000>;
DCY8C6248LQI_S2D42.dtsi12 reg = <0x10000000 0x100000>;
16 reg = <0x8000000 0x80000>;
DCY8C6148LQI_S2F02.dtsi12 /delete-node/ cpu@0;
16 reg = <0x10000000 0x100000>;
20 reg = <0x8000000 0x80000>;

123