Home
last modified time | relevance | path

Searched +full:- +full:n (Results 1 – 25 of 1080) sorted by relevance

12345678910>>...44

/Zephyr-Core-3.4.0/samples/net/sockets/big_http_download/src/
Disrgrootx1.pem1 "-----BEGIN CERTIFICATE-----\n"
2 "MIIFazCCA1OgAwIBAgIRAIIQz7DSQONZRGPgu2OCiwAwDQYJKoZIhvcNAQELBQAw\n"
3 "TzELMAkGA1UEBhMCVVMxKTAnBgNVBAoTIEludGVybmV0IFNlY3VyaXR5IFJlc2Vh\n"
4 "cmNoIEdyb3VwMRUwEwYDVQQDEwxJU1JHIFJvb3QgWDEwHhcNMTUwNjA0MTEwNDM4\n"
5 "WhcNMzUwNjA0MTEwNDM4WjBPMQswCQYDVQQGEwJVUzEpMCcGA1UEChMgSW50ZXJu\n"
6 "ZXQgU2VjdXJpdHkgUmVzZWFyY2ggR3JvdXAxFTATBgNVBAMTDElTUkcgUm9vdCBY\n"
7 "MTCCAiIwDQYJKoZIhvcNAQEBBQADggIPADCCAgoCggIBAK3oJHP0FDfzm54rVygc\n"
8 "h77ct984kIxuPOZXoHj3dcKi/vVqbvYATyjb3miGbESTtrFj/RQSa78f0uoxmyF+\n"
9 "0TM8ukj13Xnfs7j/EvEhmkvBioZxaUpmZmyPfjxwv60pIgbz5MDmgK7iS4+3mX6U\n"
10 "A5/TR5d8mUgjU+g4rk8Kb4Mu0UlXjIB0ttov0DiNewNwIRt18jA8+o+u3dpjq+sW\n"
[all …]
/Zephyr-Core-3.4.0/samples/net/cloud/mqtt_azure/src/
Ddigicert.cer1 "-----BEGIN CERTIFICATE-----\r\n"
2 "MIIDdzCCAl+gAwIBAgIEAgAAuTANBgkqhkiG9w0BAQUFADBaMQswCQYDVQQGEwJJ\r\n"
3 "RTESMBAGA1UEChMJQmFsdGltb3JlMRMwEQYDVQQLEwpDeWJlclRydXN0MSIwIAYD\r\n"
4 "VQQDExlCYWx0aW1vcmUgQ3liZXJUcnVzdCBSb290MB4XDTAwMDUxMjE4NDYwMFoX\r\n"
5 "DTI1MDUxMjIzNTkwMFowWjELMAkGA1UEBhMCSUUxEjAQBgNVBAoTCUJhbHRpbW9y\r\n"
6 "ZTETMBEGA1UECxMKQ3liZXJUcnVzdDEiMCAGA1UEAxMZQmFsdGltb3JlIEN5YmVy\r\n"
7 "VHJ1c3QgUm9vdDCCASIwDQYJKoZIhvcNAQEBBQADggEPADCCAQoCggEBAKMEuyKr\r\n"
8 "mD1X6CZymrV51Cni4eiVgLGw41uOKymaZN+hXe2wCQVt2yguzmKiYv60iNoS6zjr\r\n"
9 "IZ3AQSsBUnuId9Mcj8e6uYi1agnnc+gRQKfRzMpijS3ljwumUNKoUMMo6vWrJYeK\r\n"
10 "mpYcqWe4PwzV9/lSEy/CG9VwcPCPwBLKBsua4dnKM3p31vjsufFoREJIE9LAwqSu\r\n"
[all …]
/Zephyr-Core-3.4.0/tests/kernel/common/src/
Dprintk.c4 * SPDX-License-Identifier: Apache-2.0
28 char expected_32[] = "22 113 10000 32768 40000 22\n"
29 "p 112 -10000 -32768 -40000 -22\n"
30 "0x1 0x01 0x0001 0x00000001 0x0000000000000001\n"
31 "0x1 0x 1 0x 1 0x 1\n"
32 "42 42 0042 00000042\n"
33 "-42 -42 -042 -0000042\n"
34 "42 42 42 42\n"
35 "42 42 0042 00000042\n"
36 "255 42 abcdef 42\n"
[all …]
/Zephyr-Core-3.4.0/tests/kernel/fpu_sharing/generic/src/
Dfloat_regs_riscv_gcc.h9 * SPDX-License-Identifier: Apache-2.0
51 "mv t0, %0\n" in _load_all_float_registers()
52 "mv t1, %1\n" in _load_all_float_registers()
53 RV_FPREG_LOAD "f0, 0(t0)\n" in _load_all_float_registers()
54 "add t0, t0, t1\n" in _load_all_float_registers()
55 RV_FPREG_LOAD "f1, 0(t0)\n" in _load_all_float_registers()
56 "add t0, t0, t1\n" in _load_all_float_registers()
57 RV_FPREG_LOAD "f2, 0(t0)\n" in _load_all_float_registers()
58 "add t0, t0, t1\n" in _load_all_float_registers()
59 RV_FPREG_LOAD "f3, 0(t0)\n" in _load_all_float_registers()
[all …]
Dfloat_regs_x86_gcc.h9 * SPDX-License-Identifier: Apache-2.0
42 "movdqu 0(%0), %%xmm0\n\t;" in _load_all_float_registers()
43 "movdqu 16(%0), %%xmm1\n\t;" in _load_all_float_registers()
44 "movdqu 32(%0), %%xmm2\n\t;" in _load_all_float_registers()
45 "movdqu 48(%0), %%xmm3\n\t;" in _load_all_float_registers()
46 "movdqu 64(%0), %%xmm4\n\t;" in _load_all_float_registers()
47 "movdqu 80(%0), %%xmm5\n\t;" in _load_all_float_registers()
48 "movdqu 96(%0), %%xmm6\n\t;" in _load_all_float_registers()
49 "movdqu 112(%0), %%xmm7\n\t;" in _load_all_float_registers()
51 "fldt 128(%0)\n\t;" in _load_all_float_registers()
[all …]
Dfloat_regs_sparc.h4 * SPDX-License-Identifier: Apache-2.0
16 "ldd [%0 + 0x00], %%f0\n" in _load_all_float_registers()
17 "ldd [%0 + 0x08], %%f2\n" in _load_all_float_registers()
18 "ldd [%0 + 0x10], %%f4\n" in _load_all_float_registers()
19 "ldd [%0 + 0x18], %%f6\n" in _load_all_float_registers()
20 "ldd [%0 + 0x20], %%f8\n" in _load_all_float_registers()
21 "ldd [%0 + 0x28], %%f10\n" in _load_all_float_registers()
22 "ldd [%0 + 0x30], %%f12\n" in _load_all_float_registers()
23 "ldd [%0 + 0x38], %%f14\n" in _load_all_float_registers()
24 "ldd [%0 + 0x40], %%f16\n" in _load_all_float_registers()
[all …]
Dfloat_regs_xtensa.h4 * SPDX-License-Identifier: Apache-2.0
31 __asm__ volatile("wfr f0, %0\n" :: "r"(regs->fp_non_volatile.reg[0])); in _load_all_float_registers()
32 __asm__ volatile("wfr f1, %0\n" :: "r"(regs->fp_non_volatile.reg[1])); in _load_all_float_registers()
33 __asm__ volatile("wfr f2, %0\n" :: "r"(regs->fp_non_volatile.reg[2])); in _load_all_float_registers()
34 __asm__ volatile("wfr f3, %0\n" :: "r"(regs->fp_non_volatile.reg[3])); in _load_all_float_registers()
35 __asm__ volatile("wfr f4, %0\n" :: "r"(regs->fp_non_volatile.reg[4])); in _load_all_float_registers()
36 __asm__ volatile("wfr f5, %0\n" :: "r"(regs->fp_non_volatile.reg[5])); in _load_all_float_registers()
37 __asm__ volatile("wfr f6, %0\n" :: "r"(regs->fp_non_volatile.reg[6])); in _load_all_float_registers()
38 __asm__ volatile("wfr f7, %0\n" :: "r"(regs->fp_non_volatile.reg[7])); in _load_all_float_registers()
39 __asm__ volatile("wfr f8, %0\n" :: "r"(regs->fp_non_volatile.reg[8])); in _load_all_float_registers()
[all …]
/Zephyr-Core-3.4.0/drivers/mbox/
Dmbox_nxp_s32_mru.c4 * SPDX-License-Identifier: Apache-2.0
22 #define MRU_NODE(n) DT_NODELABEL(mru##n) argument
23 #define MRU_BASE(n) ((RTU_MRU_Type *)DT_REG_ADDR(MRU_NODE(n))) argument
24 #define MRU_RX_CHANNELS(n) DT_PROP_OR(MRU_NODE(n), rx_channels, 0) argument
25 #define MRU_MBOX_ADDR(n, ch, mb) \ argument
26 (DT_REG_ADDR(MRU_NODE(n)) + ((ch + 1) * MRU_CHANNEL_OFFSET) + (MRU_MBOX_SIZE * mb))
34 #define MRU_ISR_FUNC(n) \ argument
35 _CONCAT7(Mru_Ip_RTU, CONFIG_NXP_S32_RTU_INDEX, _MRU, n, _Int, \
36 MRU_INT_GROUP(DT_IRQN(MRU_NODE(n))), _IRQHandler)
51 const struct nxp_s32_mru_config *cfg = dev->config; in is_rx_channel_valid()
[all …]
/Zephyr-Core-3.4.0/tests/misc/print_format/src/
Dmain.c4 * SPDX-License-Identifier: Apache-2.0
11 printk("d%" PRId8 "\n", INT8_C(8)); in main()
12 printk("d%" PRId16 "\n", INT16_C(16)); in main()
13 printk("d%" PRId32 "\n", INT32_C(32)); in main()
14 printk("d%" PRId64 "\n", INT64_C(64)); in main()
16 printk("i%" PRIi8 "\n", INT8_C(8)); in main()
17 printk("i%" PRIi16 "\n", INT16_C(16)); in main()
18 printk("i%" PRIi32 "\n", INT32_C(32)); in main()
19 printk("i%" PRIi64 "\n", INT64_C(64)); in main()
21 printk("o%" PRIo8 "\n", INT8_C(8)); in main()
[all …]
/Zephyr-Core-3.4.0/drivers/interrupt_controller/
Dintc_eirq_nxp_s32.c4 * SPDX-License-Identifier: Apache-2.0
45 struct eirq_nxp_s32_data *data = dev->data; in eirq_nxp_s32_set_callback()
49 if (data->cb[line].cb) { in eirq_nxp_s32_set_callback()
50 return -EBUSY; in eirq_nxp_s32_set_callback()
53 data->cb[line].cb = cb; in eirq_nxp_s32_set_callback()
54 data->cb[line].pin = pin; in eirq_nxp_s32_set_callback()
55 data->cb[line].data = arg; in eirq_nxp_s32_set_callback()
62 struct eirq_nxp_s32_data *data = dev->data; in eirq_nxp_s32_unset_callback()
66 data->cb[line].cb = NULL; in eirq_nxp_s32_unset_callback()
67 data->cb[line].pin = 0; in eirq_nxp_s32_unset_callback()
[all …]
Dintc_gic_common_priv.h4 * SPDX-License-Identifier: Apache-2.0
10 /* Offsets from GICD base or GICR(n) SGI_base */
25 #define IGROUPR(base, n) (base + GIC_DIST_IGROUPR + (n) * 4) argument
26 #define ISENABLER(base, n) (base + GIC_DIST_ISENABLER + (n) * 4) argument
27 #define ICENABLER(base, n) (base + GIC_DIST_ICENABLER + (n) * 4) argument
28 #define ISPENDR(base, n) (base + GIC_DIST_ISPENDR + (n) * 4) argument
29 #define ICPENDR(base, n) (base + GIC_DIST_ICPENDR + (n) * 4) argument
30 #define IPRIORITYR(base, n) (base + GIC_DIST_IPRIORITYR + n) argument
31 #define ITARGETSR(base, n) (base + GIC_DIST_ITARGETSR + (n) * 4) argument
32 #define ICFGR(base, n) (base + GIC_DIST_ICFGR + (n) * 4) argument
[all …]
/Zephyr-Core-3.4.0/samples/modules/tflite-micro/magic_wand/train/
Dtrain_magic_wand_model.ipynb5 "Copyright 2020 The TensorFlow Authors. All Rights Reserved.\n",
6 "\n",
7 "Licensed under the Apache License, Version 2.0 (the \"License\");\n",
8 "you may not use this file except in compliance with the License.\n",
9 "You may obtain a copy of the License at\n",
10 "\n",
11 " http://www.apache.org/licenses/LICENSE-2.0\n",
12 "\n",
13 "Unless required by applicable law or agreed to in writing, software\n",
14 "distributed under the License is distributed on an \"AS IS\" BASIS,\n",
[all …]
/Zephyr-Core-3.4.0/samples/modules/tflite-micro/hello_world/train/
Dtrain_hello_world_model.ipynb23 "# Train a Simple TensorFlow Lite for Microcontrollers model\n",
24 "\n",
25 …kB model using TensorFlow and converting it for use with TensorFlow Lite for Microcontrollers. \n",
26 "\n",
27 …e) function. This will result in a model that can take a value, `x`, and predict its sine, `y`.\n",
28 "\n",
29 …nsorFlow Lite for MicroControllers](https://www.tensorflow.org/lite/microcontrollers/overview).\n",
30 "\n",
31 "<table class=\"tfo-notebook-buttons\" align=\"left\">\n",
32 " <td>\n",
[all …]
/Zephyr-Core-3.4.0/tests/drivers/uart/uart_pm/
Dtestcase.yaml3 - drivers
4 - uart
13 - CONFIG_UART_INTERRUPT_DRIVEN=n
14 - CONFIG_UART_ASYNC_API=n
15 - CONFIG_UART_0_ENHANCED_POLL_OUT=n
19 - CONFIG_UART_INTERRUPT_DRIVEN=n
20 - CONFIG_UART_ASYNC_API=n
21 - CONFIG_UART_0_ENHANCED_POLL_OUT=n
26 - CONFIG_UART_INTERRUPT_DRIVEN=n
27 - CONFIG_UART_ASYNC_API=n
[all …]
/Zephyr-Core-3.4.0/soc/arm/atmel_sam0/common/
Datmel_sam0_dt.h5 * SPDX-License-Identifier: Apache-2.0
18 #define MCLK_MASK_DT_INT_REG_ADDR(n) \ argument
19 (DT_REG_ADDR(DT_INST_PHANDLE_BY_NAME(n, clocks, mclk)) + \
20 DT_INST_CLOCKS_CELL_BY_NAME(n, mclk, offset))
25 #define ATMEL_SAM0_DT_INST_DMA_CELL(n, name, cell) \ argument
26 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
27 (DT_INST_DMAS_CELL_BY_NAME(n, name, cell)), \
29 #define ATMEL_SAM0_DT_INST_DMA_TRIGSRC(n, name) \ argument
30 ATMEL_SAM0_DT_INST_DMA_CELL(n, name, trigsrc)
31 #define ATMEL_SAM0_DT_INST_DMA_CHANNEL(n, name) \ argument
[all …]
/Zephyr-Core-3.4.0/include/zephyr/math/
Dilog2.h4 * SPDX-License-Identifier: Apache-2.0
25 * This calculates the floor of log2 (integer log2) for 32-bit
31 * nested if-else blocks.
36 * @param n Input value
37 * @return Integer log2 of @n
39 #define ilog2_compile_time_const_u32(n) \ argument
41 ((n) < 2) ? 0 : \
42 (((n) & BIT(31)) == BIT(31)) ? 31 : \
43 (((n) & BIT(30)) == BIT(30)) ? 30 : \
44 (((n) & BIT(29)) == BIT(29)) ? 29 : \
[all …]
/Zephyr-Core-3.4.0/samples/drivers/soc_flash_nrf/src/
Dmain.c5 * SPDX-License-Identifier: Apache-2.0
48 printf("\nNordic nRF5 Flash Testing\n"); in main()
49 printf("=========================\n"); in main()
52 printf("Flash device not ready\n"); in main()
56 printf("\nTest 1: Flash erase page at 0x%x\n", TEST_PARTITION_OFFSET); in main()
58 printf(" Flash erase failed!\n"); in main()
60 printf(" Flash erase succeeded!\n"); in main()
63 printf("\nTest 2: Flash write (word array 1)\n"); in main()
66 printf(" Attempted to write %x at 0x%x\n", buf_array_1[i], in main()
70 printf(" Flash write failed!\n"); in main()
[all …]
/Zephyr-Core-3.4.0/tests/drivers/uart/uart_mix_fifo_poll/
Dtestcase.yaml3 - drivers
4 - uart
8 - nrf52840dk_nrf52840
9 - nrf9160dk_nrf9160
10 - nrf5340dk_nrf5340_cpuapp
12 - nrf52840dk_nrf52840
18 - CONFIG_UART_INTERRUPT_DRIVEN=n
19 - CONFIG_UART_ASYNC_API=n
20 - CONFIG_UART_0_ENHANCED_POLL_OUT=n
24 - CONFIG_UART_INTERRUPT_DRIVEN=y
[all …]
/Zephyr-Core-3.4.0/tests/subsys/fs/fat_fs_api/src/
Dtest_fat_file.c4 * SPDX-License-Identifier: Apache-2.0
15 TC_PRINT("\nOpen tests:\n"); in test_file_open()
18 TC_PRINT("Opening existing file %s\n", TEST_FILE); in test_file_open()
20 TC_PRINT("Creating new file %s\n", TEST_FILE); in test_file_open()
26 TC_PRINT("Failed opening file [%d]\n", res); in test_file_open()
30 TC_PRINT("Opened file %s\n", TEST_FILE); in test_file_open()
33 TC_PRINT("File now exists %s\n", TEST_FILE); in test_file_open()
44 TC_PRINT("\nWrite tests:\n"); in test_file_write()
49 TC_PRINT("fs_seek failed [%d]\n", res); in test_file_write()
54 TC_PRINT("Data written:\"%s\"\n\n", test_str); in test_file_write()
[all …]
/Zephyr-Core-3.4.0/tests/arch/x86/info/src/
Dacpi.c2 * SPDX-License-Identifier: Apache-2.0
17 switch (dev_scope->type) { in vtd_dev_scope_info()
22 printk("PCI Sub-hierarchy"); in vtd_dev_scope_info()
31 printk("ACPI name-space enumerated"); in vtd_dev_scope_info()
34 printk("unknown\n"); in vtd_dev_scope_info()
38 id = z_acpi_get_dev_id_from_dmar(dev_scope->type); in vtd_dev_scope_info()
43 printk("\n"); in vtd_dev_scope_info()
45 printk("\t\t\t. Enumeration ID %u\n", dev_scope->enumeration_id); in vtd_dev_scope_info()
46 printk("\t\t\t. PCI Bus %u\n", dev_scope->start_bus_num); in vtd_dev_scope_info()
49 for (; n_path > 0; n_path--) { in vtd_dev_scope_info()
[all …]
/Zephyr-Core-3.4.0/samples/modules/tflite-micro/magic_wand/src/
Doutput_handler.cpp8 * http://www.apache.org/licenses/LICENSE-2.0
25 "WING:\n\r* * *\n\r * * * " in HandleOutput()
26 "*\n\r * * * *\n\r * * * *\n\r * * " in HandleOutput()
27 "* *\n\r * *\n\r"); in HandleOutput()
31 "RING:\n\r *\n\r * *\n\r * *\n\r " in HandleOutput()
32 " * *\n\r * *\n\r * *\n\r " in HandleOutput()
33 " *\n\r"); in HandleOutput()
37 "SLOPE:\n\r *\n\r *\n\r *\n\r *\n\r " in HandleOutput()
38 "*\n\r *\n\r *\n\r * * * * * * * *\n\r"); in HandleOutput()
/Zephyr-Core-3.4.0/boards/xtensa/esp32_net/
Desp32_net_defconfig1 # SPDX-License-Identifier: Apache-2.0
3 CONFIG_XTENSA_RESET_VECTOR=n
10 CONFIG_CONSOLE=n
11 CONFIG_SERIAL=n
12 CONFIG_UART_CONSOLE=n
14 CONFIG_XTENSA_USE_CORE_CRT1=n
16 CONFIG_GPIO=n
17 CONFIG_GPIO_ESP32=n
20 CONFIG_GEN_IRQ_VECTOR_TABLE=n
22 CONFIG_I2C=n
/Zephyr-Core-3.4.0/tests/subsys/fs/fat_fs_dual_drive/src/
Dtest_fat_file.c4 * SPDX-License-Identifier: Apache-2.0
20 TC_PRINT("Open tests:\n"); in test_file_open()
23 TC_PRINT("Opening existing file %s\n", path); in test_file_open()
25 TC_PRINT("Creating new file %s\n", path); in test_file_open()
31 TC_PRINT("Failed opening file [%d]\n", res); in test_file_open()
35 TC_PRINT("Opened file %s\n", path); in test_file_open()
45 TC_PRINT("Write tests:\n"); in test_file_write()
50 TC_PRINT("fs_seek failed [%d]\n", res); in test_file_write()
55 TC_PRINT("Data written:\"%s\"\n\n", test_str); in test_file_write()
60 TC_PRINT("Failed writing to file [%zd]\n", brw); in test_file_write()
[all …]
/Zephyr-Core-3.4.0/drivers/ethernet/
Deth_nxp_s32_netc_vsi.c4 * SPDX-License-Identifier: Apache-2.0
29 #define VSI_NODE(n) DT_NODELABEL(enetc_vsi##n) argument
36 struct nxp_s32_eth_data *ctx = dev->data; in nxp_s32_eth_iface_init()
37 const struct nxp_s32_eth_config *cfg = dev->config; in nxp_s32_eth_iface_init()
50 if (ctx->iface == NULL) { in nxp_s32_eth_iface_init()
51 ctx->iface = iface; in nxp_s32_eth_iface_init()
54 Netc_Eth_Ip_SetMacAddr(cfg->si_idx, (const uint8_t *)ctx->mac_addr); in nxp_s32_eth_iface_init()
55 net_if_set_link_addr(iface, ctx->mac_addr, sizeof(ctx->mac_addr), NET_LINK_ETHERNET); in nxp_s32_eth_iface_init()
57 LOG_INF("SI%d MAC: %02x:%02x:%02x:%02x:%02x:%02x", cfg->si_idx, in nxp_s32_eth_iface_init()
58 ctx->mac_addr[0], ctx->mac_addr[1], ctx->mac_addr[2], in nxp_s32_eth_iface_init()
[all …]
/Zephyr-Core-3.4.0/tests/subsys/fs/multi-fs/src/
Dtest_common_file.c4 * SPDX-License-Identifier: Apache-2.0
16 TC_PRINT("\nOpen tests:\n"); in test_file_open()
19 TC_PRINT("Opening existing file %s\n", file_path); in test_file_open()
21 TC_PRINT("Creating new file %s\n", file_path); in test_file_open()
27 TC_PRINT("Failed opening file [%d]\n", res); in test_file_open()
31 TC_PRINT("Opened file %s\n", file_path); in test_file_open()
41 TC_PRINT("\nWrite tests:\n"); in test_file_write()
46 TC_PRINT("fs_seek failed [%d]\n", res); in test_file_write()
51 TC_PRINT("Data written:\"%s\"\n\n", test_str); in test_file_write()
56 TC_PRINT("Failed writing to file [%zd]\n", brw); in test_file_write()
[all …]

12345678910>>...44